-
Tomasz Wlostowski authored
wr_core: wired clk_aux clock (1 channel), default values for inputs, added tm_link_up_o output and wired aux DAC signals
abeeb4fd
Name |
Last commit
|
Last update |
---|---|---|
modules | ||
platform | ||
sim | ||
syn | ||
testbench | ||
top | ||
.gitignore | ||
Manifest.py | ||
README | ||
README_IMPORTANT |