• Andela Kostic's avatar
    Ensure functionality of wrc_core testbench for wrpc-v5 · 06d5a438
    Andela Kostic authored
    In wrpc-v5, LM32 is replaced by RISC-V. Hence, the new compiled WRPC software
    for the simulation is added (wrc.bram file).
    Also, the size of the RAM used by the WRPC software is increased.
    The testbench sets hdl_testbench structure used for communication with the software.
    The simulation works with ModelSim.
    06d5a438
Name
Last commit
Last update
..
Manifest.py Loading commit data...
build_wb.sh Loading commit data...
wr_core.vhd Loading commit data...
wrc_cpu_csr.wb Loading commit data...
wrc_cpu_csr_wb.vhd Loading commit data...
wrc_cpu_csr_wbgen2_pkg.vhd Loading commit data...
wrc_diags_dpram.vhd Loading commit data...
wrc_diags_regs.cheby Loading commit data...
wrc_periph.vhd Loading commit data...
wrc_syscon_pkg.vhd Loading commit data...
wrc_syscon_regs.h Loading commit data...
wrc_syscon_wb.vhd Loading commit data...
wrc_syscon_wb.wb Loading commit data...
wrc_urv_wrapper.vhd Loading commit data...
wrcore_pkg.vhd Loading commit data...
xwr_core.vhd Loading commit data...