This removes warning:
[Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'phy_block.phys' at clock pin 'txusrclk2_in[0]' is different from the actual clock period '3.200', this can lead to different synthesis results.

More over this configuration matches example design.