Skip to content
GitLab
Explore
Sign in
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
wr-switch-hdl-usp-eval
top
scb_18ports
Manifest.py
Find file
Blame
History
Permalink
Added constraints.
· 227c0d4f
Marek Gumiński
authored
Aug 12, 2019
Pinout is random. No timing exeptions.
227c0d4f