Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
R
Resource Evaluation of WR switch HDL for Ultrascale Plus
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Commits
ad385601
Commit
ad385601
authored
Aug 22, 2019
by
Marek Gumiński
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Added some gitignores.
parent
5a369507
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
0 deletions
+6
-0
.gitignore
...wr_gtp_phy/family7-gthe4/gtwizard_ultrascale_1/.gitignore
+3
-0
.gitignore
syn/scb_18ports/.gitignore
+3
-0
No files found.
ip_cores/wr-cores-local/platform/xilinx/wr_gtp_phy/family7-gthe4/gtwizard_ultrascale_1/.gitignore
0 → 100644
View file @
ad385601
*
!*.xci
!.gitignore
\ No newline at end of file
syn/scb_18ports/.gitignore
0 → 100644
View file @
ad385601
*
!Manifest.py
!.gitignore
\ No newline at end of file
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment