TRU: adding first (working-on-simulation) version of the Topology Resolution Module with simple and basic testbenches in SystemVerilog