Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Switch - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Switch - Gateware
Repository
wr-switch-sw-v3.3
Switch branch/tag
wr-switch-hdl
top
scb_15ports
scb_top_synthesis.ucf
Find file
Blame
History
Permalink
top/scb_15ports: timing ignore constraints for crossing clock domains
· 7ab86397
Tomasz Wlostowski
authored
Jun 22, 2012
7ab86397
scb_top_synthesis.ucf
145 KB
Edit
Web IDE
Replace scb_top_synthesis.ucf
×
Attach a file by drag & drop or
click to upload
Commit message
Replace scb_top_synthesis.ucf
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
