Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Switch - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Switch - Gateware
Commits
16b2efe3
Commit
16b2efe3
authored
Jan 19, 2022
by
Jesús Fernández
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixed DMTD BUFR and BUFG locations in design
parent
ec1cf5e8
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
1665 additions
and
1665 deletions
+1665
-1665
test_scb.xise
syn/scb_18ports/test_scb.xise
+1663
-1664
scb_top_synthesis.ucf
top/scb_18ports/scb_top_synthesis.ucf
+2
-1
No files found.
syn/scb_18ports/test_scb.xise
View file @
16b2efe3
This source diff could not be displayed because it is too large. You can
view the blob
instead.
top/scb_18ports/scb_top_synthesis.ucf
View file @
16b2efe3
...
...
@@ -26,7 +26,8 @@ NET "gm_clk_10mhz_n_i" LOC = K12;
#INST "CLK_10MHZ_ext" LOC = BUFR_X0Y0;
#Not neccesary anymore
#INST "BUFGMUX_inst" LOC = BUFGCTRL_X0Y1;
#INST "U_Buf_CLK_DMTD_DIV" LOC = BUFR_X1Y5;
INST "U_Buf_CLK_DMTD_DIV" LOC = BUFR_X1Y4;
INST "U_Buf_CLK_DMTD_62MHZ" LOC = BUFGCTRL_X0Y1;
#PIN "U_Buf_CLK_DMTD_DIV.O" CLOCK_DEDICATED_ROUTE=FALSE;
NET "gm_clk_62mhz_p_i" LOC = A10; #Former aux clk
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment