Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Switch - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Switch - Gateware
Commits
5187d38a
Commit
5187d38a
authored
Nov 29, 2023
by
Maciej Lipinski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fix ucf file after re-naming
parent
220f761c
Pipeline
#4994
failed with stage
in 5 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
scb_top_synthesis.ucf
top/scb_18ports/scb_top_synthesis.ucf
+4
-4
No files found.
top/scb_18ports/scb_top_synthesis.ucf
View file @
5187d38a
...
@@ -330,10 +330,10 @@ TIMESPEC TS_fpga_clk_25mhz_n_i = PERIOD "fpga_clk_25mhz_n_i" 40 ns HIGH 50%;
...
@@ -330,10 +330,10 @@ TIMESPEC TS_fpga_clk_25mhz_n_i = PERIOD "fpga_clk_25mhz_n_i" 40 ns HIGH 50%;
NET "fpga_clk_25mhz_p_i" TNM_NET = fpga_clk_25mhz_p_i;
NET "fpga_clk_25mhz_p_i" TNM_NET = fpga_clk_25mhz_p_i;
TIMESPEC TS_fpga_clk_25mhz_p_i = PERIOD "fpga_clk_25mhz_p_i" 40 ns HIGH 50%;
TIMESPEC TS_fpga_clk_25mhz_p_i = PERIOD "fpga_clk_25mhz_p_i" 40 ns HIGH 50%;
NET "lj
d_clk_62mhz_p_i" TNM_NET = "ljd
_clk_62mhz_p_i";
NET "lj
_clk_62mhz_p_i" TNM_NET = "lj
_clk_62mhz_p_i";
TIMESPEC TS_lj
d_clk_62mhz_p_i = PERIOD "ljd
_clk_62mhz_p_i" 16 ns HIGH 50 %;
TIMESPEC TS_lj
_clk_62mhz_p_i = PERIOD "lj
_clk_62mhz_p_i" 16 ns HIGH 50 %;
NET "lj
d_clk_62mhz_n_i" TNM_NET = "ljd
_clk_62mhz_n_i";
NET "lj
_clk_62mhz_n_i" TNM_NET = "lj
_clk_62mhz_n_i";
TIMESPEC TS_lj
d_clk_62mhz_n_i = PERIOD "ljd
_clk_62mhz_n_i" 16 ns HIGH 50 %;
TIMESPEC TS_lj
_clk_62mhz_n_i = PERIOD "lj
_clk_62mhz_n_i" 16 ns HIGH 50 %;
NET "fpga_clk_dmtd_n_i" TNM_NET = fpga_clk_dmtd_n_i;
NET "fpga_clk_dmtd_n_i" TNM_NET = fpga_clk_dmtd_n_i;
TIMESPEC TS_fpga_clk_dmtd_n_i = PERIOD "fpga_clk_dmtd_n_i" 16 ns HIGH 50%;
TIMESPEC TS_fpga_clk_dmtd_n_i = PERIOD "fpga_clk_dmtd_n_i" 16 ns HIGH 50%;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment