-
Maciej Lipinski authored
swcore[v2->v3 port]: simulation working for altera ip/genrams but cannot make it work for xilinx, leaving simulation with xilinx for later
5e4a2c84
Name |
Last commit
|
Last update |
---|---|---|
ip_cores | ||
modules | ||
platform | ||
sim | ||
testbench/swcore | ||
.gitignore | ||
README |