-
li hongming authored
Previous mattia's lowjitter board use the second ext clock, but in current WRSFL we can merge this ext clock to the normal ext clk. We could select the clk_ext_mul from the internal FPGA PLL (normal) or from the external AD9516(low jitter).
fd2ace7e
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
general-cores @ 9c2a6c16 | ||
wr-cores @ 3c2a6c72 | ||
.gitignore |