Solder mask added on two vias below the FPGA. Updated names of FPGA USB nets.
Attach a file by drag & drop or click to upload