Commit 54546c2a authored by Benoit Rat's avatar Benoit Rat

init.d: start wr_date just after hald but before ppsi

By doing this we ensure to have started locking the GM mode (wr_date
check for soft pll shmem). And we have properly set FPGA time and leap
second before starting ppsi
parent bc000b70
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment