Skip to content

W
WRS Fan-less hardware
Commit 9eb14244 authored by hongming's avatar hongming
Browse files
Options

update the SCB and SchDoc files.

parent 4e44ce09
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 2209 additions and 385 deletions
.gitignore 0 → 100644
View file @ 9eb14244
*__Previews/
History/*
Project output *
PCB-layout/wrs-fl-hw_v1.1.PcbDoc.htm 0 → 100644
View file @ 9eb14244
<html>
<head>
<META http-equiv="Content-Type" content="text/html">
<style type="text/css">
h1, h2, h3, h4, h5, h6 {
font-family : 'segoe-ui',arial,sans-serif;
font-size:15pt;
font-weight:normal;
line-height:40px;
color : #000;
background-color : #dedede;
padding: 0.3em;
}
body {
font-family : verdana;
background: #f1f1f1;
font-size:13px;
}
td, th {
padding: 0.5em;
text-align : left;
width: auto;
border:1px solid #DEDEDE;
}
th {
background-color : #DEDEDE;
}
th.column1, td.column1 {
text-align: left;
width : 18%;
}
table {
width : 100%;
border-collapse: collapse;
font-size:13px;
}
.front_matter, .front_matter_column1, .front_matter_column2, .front_matter_column3 {
padding-top : 0.1em;
padding-bottom : 0.1em;
border : 0px solid black;
width : auto;
vertical-align: top
}
.front_matter_column1 {
text-align : right;
}
.total_column1, .total_column {
font-weight : bold;
}
.total_column1 {
text-align : right;
}
.front_matter_column2 {
text-align : center;
}
.front_matter_column3 {
text-align : left;
}
.warning, .error {
color : red;
font-weight : bold;
}
tr.onmouseout_odd {
/*background-color : #EEEEE0 */
}
tr.onmouseout_even {
/*background-color : #F3F3E3 */
}
tr.onmouseover_odd, tr.onmouseover_even {
background-color : #FFF;
}
a:link, a:visited, .q a:link,.q a:active,.q {
color: #21489e;
}
a:link.callback, a:visited.callback {
color: #008000
}
a:link.customize, a:visited.customize {
position: absolute;
right: 16px; top: 30px;
font-family:'segoe ui',arial,tahoma,sans-serif;
text-decoration:underline;
font-size:11px;
color:#0066cc;
}
p.contents_level1 {
font-weight : bold;
font-size : 110%;
margin : 0.5em;
}
p.contents_level2 {
position : relative;
left : 20px;
margin : 0.5em;
}
HR{
border-collapse:collapse;
border:none;
border-top:1px solid #dedede;
}
</style>
<style type="text/css" media="print">
body{
background:#fff;
}
a:link.customize{
display:none;
}
table,th,td,hr{
border-color:#999;
background:#fff;
}
</style>
</head>
<body>
<a href="dxpprocess://Client:SetupPreferences?Server=PCB|PageName=General" class="customize"><acronym title="dxpprocess://Client:SetupPreferences?Server=PCB|PageName=General">Reporting Options</acronym></a>
<h1>File in Newer Format</h1>
<table class="front_matter">
<tr class="front_matter">
<td class="front_matter_column1">Date</td>
<td class="front_matter_column2">:</td>
<td class="front_matter_column3">2018-3-15</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Time</td>
<td class="front_matter_column2">:</td>
<td class="front_matter_column3">13:59:21</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Filename</td>
<td class="front_matter_column2">:</td>
<td class="front_matter_column3"><a href="file://D:\PCB_Collection\024wr-switch-hw\ohwr\PCB-layout\wrs-fl-hw_v1.1.PcbDoc" class="file"><acronym title="D:\PCB_Collection\024wr-switch-hw\ohwr\PCB-layout\wrs-fl-hw_v1.1.PcbDoc">D:\PCB_Collection\024wr-switch-hw\ohwr\PCB-layout\wrs-fl-hw_v1.1.PcbDoc</acronym></a></td>
</tr>
</table>
<br>
<table>
<tr>
<th style="text-align : left" colspan="1" class="">Version</th>
<th style="text-align : left" colspan="1" class="">Warning</th>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1">Release 17.0</td>
<td class="column2"><b>CAUTION</b> - Component parameters added.</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1">Release 17.0</td>
<td class="column2"><b>CAUTION</b> - Supports of backdrilling</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1">Release 17.1</td>
<td class="column2"><b>CAUTION</b> - Support of waived violations</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1">Release 17.1</td>
<td class="column2"><b>CAUTION</b> - Support of object specific keepouts</td>
</tr>
</table>
<br><hr>
<p>This file was generated by <b>a later</b> version of the software</p>
</body>
</html>
Schematics/CLK_25M_DMTD.Harness
View file @ 9eb14244
DAC_CONTROL=DAC_DMTD_DIN,DAC_DMTD_SYNC,DAC_DMTD_SCLK
DAC_CONTROL=DAC_DIN,DAC_SYNC,DAC_SCLK
Schematics/CLK_25M_GTX.Harness 0 → 100644
View file @ 9eb14244
DAC_CONTROL=DAC_DIN,DAC_SYNC,DAC_SCLK
Schematics/CPU_100M_Ethernet.Harness deleted 100644 → 0
View file @ 4e44ce09
ETH_100MHz=TXD0,TXD1,RXD0,RXD1,TX_EN,CRS_DV,TX_CLK,MDIO,MDC,NRST,RX_ER
Schematics/Connectors.Harness
View file @ 9eb14244
CPU_JTAG=JNTRST,JTDI,JTMS,JTCK,JRTCK,JTDO,JNRST
CPU_SSC=TF1,TK1,TD1,RD1,RK1,RF1
ETH_100MHz=TXD0,TXD1,RXD0,RXD1,TX_EN,CRS_DV,TX_CLK,MDIO,MDC,NRST,RX_ER
FPGA_JTAG=FPGA_TMS,FPGA_TCK,FPGA_TDO,FPGA_TDI
MGTRX112PN=MGTRX112_0_P,MGTRX112_0_N,MGTRX112_1_P,MGTRX112_1_N,MGTRX112_2_P,MGTRX112_2_N,MGTRX112_3_P,MGTRX112_3_N
MGTRX113PN=MGTRX113_0_P,MGTRX113_0_N,MGTRX113_1_P,MGTRX113_1_N,MGTRX113_2_P,MGTRX113_2_N,MGTRX113_3_P,MGTRX113_3_N
......@@ -12,5 +11,6 @@ MGTTX113PN=MGTTX113_0_P,MGTTX113_0_N,MGTTX113_1_P,MGTTX113_1_N,MGTTX113_2_P,MGTT
MGTTX114PN=MGTTX114_0_P,MGTTX114_0_N,MGTTX114_1_P,MGTTX114_1_N,MGTTX114_2_P,MGTTX114_2_N,MGTTX114_3_P,MGTTX114_3_N
MGTTX115PN=MGTTX115_0_P,MGTTX115_0_N,MGTTX115_1_P,MGTTX115_1_N,MGTTX115_2_P,MGTTX115_2_N,MGTTX115_3_P,MGTTX115_3_N
MGTTX116PN=MGTTX116_0_P,MGTTX116_0_N,MGTTX116_1_P,MGTTX116_1_N,MGTTX116_2_P,MGTTX116_2_N,MGTTX116_3_P,MGTTX116_3_N
RS232_MNG=RS232_MNG_TXD,RS232_MNG_RXD,RS232_FPGA_TXD,RS232_FPGA_RXD
RS232_DBG=RS232_CPU_DBG_TXD,RS232_CPU_DBG_RXD,RS232_FPGA_DBG_TXD,RS232_FPGA_DBG_RXD
USB_DBG=USB_CPU_DBG_P,USB_CPU_DBG_N,USB_FPGA_DBG_P,USB_FPGA_DBG_N
uTCA_CLK=MINIBACKPLANE_CLK_P,MINIBACKPLANE_CLK_N
Schematics/DCDC.SchDoc
View file @ 9eb14244
No preview for this file type
Schematics/FPGA_Peripherals_Control.Harness
View file @ 9eb14244
DAC_CONTROL=DAC_DMTD_DIN,DAC_DMTD_SYNC,DAC_DMTD_SCLK
DAC_CONTROL=DAC_DIN,DAC_SYNC,DAC_SCLK
PLL_CONTROL=PLL_CS,PLL_STAT,PLL_LOCK,PLL_RESET,PLL_REFSEL,PLL_SCLK,PLL_SDO,PLL_SDI,PLL_SYNC
Power-Good=+1V0_GTX_PG,+3V3_PLL_PG,+2V5_PLL_PG,+1V2_GTX_PG,+3V3_PG
SPI1=SPI1_MISO,SPI1_MOSI,SPI1_SPCK,SPI1_NPCS0
SYST_MON=SYST_MON_P0,SYST_MON_P1,SYST_MON_P2,SYST_MON_P3,SYST_MON_P4,SYST_MON_P5,SYST_MON_P6,SYST_MON_P7,SYST_MON_P8,SYST_MON_P9,SYST_MON_N0,SYST_MON_N1,SYST_MON_N2,SYST_MON_N3,SYST_MON_N4,SYST_MON_N5,SYST_MON_N6,SYST_MON_N7,SYST_MON_N8,SYST_MON_N9
Schematics/LDO_ALL.Harness
View file @ 9eb14244
Power-Good=+1V0_GTX_PG,+3V3_PLL_PG,+2V5_PLL_PG,+1V2_GTX_PG,+3V3_PG
SYST_MON=SYST_MON_P0,SYST_MON_P1,SYST_MON_P2,SYST_MON_P3,SYST_MON_P4,SYST_MON_P5,SYST_MON_P6,SYST_MON_P7,SYST_MON_P8,SYST_MON_P9,SYST_MON_N0,SYST_MON_N1,SYST_MON_N2,SYST_MON_N3,SYST_MON_N4,SYST_MON_N5,SYST_MON_N6,SYST_MON_N7,SYST_MON_N8,SYST_MON_N9
Schematics/LDO_XO.SchDoc
View file @ 9eb14244
No preview for this file type
Schematics/PLL.SchDoc
View file @ 9eb14244
No preview for this file type
Schematics/PPS.SchDoc
View file @ 9eb14244
No preview for this file type
Schematics/RS232.Harness
View file @ 9eb14244
RS232_MNG=RS232_MNG_TXD,RS232_MNG_RXD,RS232_FPGA_TXD,RS232_FPGA_RXD
RS232_DBG=RS232_CPU_DBG_TXD,RS232_CPU_DBG_RXD,RS232_FPGA_DBG_TXD,RS232_FPGA_DBG_RXD
Schematics/SENSOR.SchDoc
View file @ 9eb14244
No preview for this file type
Schematics/Todo.txt deleted 100644 → 0
View file @ 4e44ce09
Todo:
Tear Drop
Check PG signals ofall LDOs
Schematics/UART_TO_USB.Harness 0 → 100644
View file @ 9eb14244
RS232_DBG=RS232_CPU_DBG_TXD,RS232_CPU_DBG_RXD,RS232_FPGA_DBG_TXD,RS232_FPGA_DBG_RXD
USB_DBG=USB_CPU_DBG_P,USB_CPU_DBG_N,USB_FPGA_DBG_P,USB_FPGA_DBG_N
doc/wrs-fl-hw_v1.1.csv 0 → 100644
View file @ 9eb14244
This diff is collapsed.
wrs-fl-hw_v1.0.PrjPCB → wrs-fl-hw_v1.1.PrjPCB
View file @ 9eb14244
This source diff could not be displayed because it is too large. You can view the blob instead.
wrs-fl-hw_v1.0.PrjPCBStructure → wrs-fl-hw_v1.1.PrjPCBStructure
View file @ 9eb14244
Record=TopLevelDocument|FileName=SCB_MAIN.SchDoc
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_CDCM61002|SchDesignator=U_CDCM61002|FileName=CDCM61002.SchDoc|SymbolType=Normal|RawFileName=CDCM61002.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_CLK_25M_DMTD|SchDesignator=U_CLK_25M_DMTD|FileName=CLK_25M_DMTD.SchDoc|SymbolType=Normal|RawFileName=CLK_25M_DMTD.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_CLK_25M_FPGA|SchDesignator=U_CLK_25M_FPGA|FileName=CLK_25M_FPGA.SchDoc|SymbolType=Normal|RawFileName=CLK_25M_FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_CLK_25M_GTX|SchDesignator=U_CLK_25M_GTX|FileName=CLK_25M_GTX.SchDoc|SymbolType=Normal|RawFileName=CLK_25M_GTX.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_Connectors|SchDesignator=U_Connectors|FileName=Connectors.SchDoc|SymbolType=Normal|RawFileName=Connectors.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_CPU_100M_Ethernet|SchDesignator=U_CPU_100M_Ethernet|FileName=CPU_100M_Ethernet.SchDoc|SymbolType=Normal|RawFileName=CPU_100M_Ethernet.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
......@@ -20,7 +19,6 @@ Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_FPGA_EXT_PLL|SchD
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_FPGA_GPIOs|SchDesignator=U_FPGA_GPIOs|FileName=FPGA_GPIOs.SchDoc|SymbolType=Normal|RawFileName=FPGA_GPIOs.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_FPGA_GTX|SchDesignator=U_FPGA_GTX|FileName=FPGA_GTX.SchDoc|SymbolType=Normal|RawFileName=FPGA_GTX.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_FPGA_POWER_DGND|SchDesignator=U_FPGA_POWER_DGND|FileName=FPGA_POWER_DGND.SchDoc|SymbolType=Normal|RawFileName=FPGA_POWER_DGND.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_HeatSink|SchDesignator=U_HeatSink|FileName=HeatSink.SchDoc|SymbolType=Normal|RawFileName=HeatSink.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_LDO_ALL|SchDesignator=U_LDO_ALL|FileName=LDO_ALL.SchDoc|SymbolType=Normal|RawFileName=LDO_ALL.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_LDO_XO|SchDesignator=U_LDO_XO|FileName=LDO_XO.SchDoc|SymbolType=Normal|RawFileName=LDO_XO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_LVPECL_FANOUT|SchDesignator=U_LVPECL_FANOUT|FileName=LVPECL_FANOUT.SchDoc|SymbolType=Normal|RawFileName=LVPECL_FANOUT.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
......@@ -28,8 +26,8 @@ Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_NPTH_MARK_LOGO|Sc
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_Peripherals_Control|SchDesignator=U_Peripherals_Control|FileName=FPGA_Peripherals_Control.SchDoc|SymbolType=Normal|RawFileName=FPGA_Peripherals_Control.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_PLL|SchDesignator=U_PLL|FileName=PLL.SchDoc|SymbolType=Normal|RawFileName=PLL.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_PPS|SchDesignator=U_PPS|FileName=PPS.SchDoc|SymbolType=Normal|RawFileName=PPS.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_RS232|SchDesignator=U_RS232|FileName=RS232.SchDoc|SymbolType=Normal|RawFileName=RS232.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_SENSOR|SchDesignator=U_SENSOR|FileName=SENSOR.SchDoc|SymbolType=Normal|RawFileName=SENSOR.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_UART_TO_USB|SchDesignator=U_UART_TO_USB|FileName=UART_TO_USB.SchDoc|SymbolType=Normal|RawFileName=UART_TO_USB.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_WDT_ARM|SchDesignator=U_WDT_ARM|FileName=WDT_ARM.SchDoc|SymbolType=Normal|RawFileName=WDT_ARM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=SCB_MAIN.SchDoc|Designator=U_WDT_FPGA|SchDesignator=U_WDT_FPGA|FileName=WDT_FPGA.SchDoc|SymbolType=Normal|RawFileName=WDT_FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=LDO_ALL.SchDoc|Designator=U_LDO_1V0_GTX|SchDesignator=U_LDO_1V0_GTX|FileName=LDO.SchDoc|SymbolType=Normal|RawFileName=LDO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment