Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Trigger Distribution
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Trigger Distribution
Commits
47d692a8
Commit
47d692a8
authored
Mar 02, 2020
by
Christos Gentsos
Committed by
Dimitris Lampridis
Mar 04, 2020
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
debug (vsim-8630) dut_env.sv(128): Infinity results from division operation
parent
a6371926
Pipeline
#151
passed with stage
in 8 minutes and 23 seconds
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
7 additions
and
3 deletions
+7
-3
Manifest.py
hdl/testbench/wrtd_ref_spec150t_adc/Manifest.py
+4
-0
dut_env.sv
hdl/testbench/wrtd_ref_svec_tdc_fd/dut_env.sv
+3
-3
No files found.
hdl/testbench/wrtd_ref_spec150t_adc/Manifest.py
View file @
47d692a8
...
...
@@ -15,6 +15,10 @@ sim_pre_cmd = "EXTRA2_CFLAGS='-DSIMULATION' make -C ../../../software/firmware"
include_dirs
=
[
"../include"
,
fetchto
+
"/ddr3-sp6-core/hdl/sim/micron_ddr3_bfm"
,
fetchto
+
"/general-cores/modules/wishbone/wb_lm32/src"
,
fetchto
+
"/general-cores/modules/wishbone/wb_spi"
,
fetchto
+
"/urv-core/rtl"
,
fetchto
+
"/gn4124-core/hdl/sim/gn4124_bfm"
,
fetchto
+
"/general-cores/sim"
,
fetchto
+
"/mock-turtle/hdl/testbench/include"
,
...
...
hdl/testbench/wrtd_ref_svec_tdc_fd/dut_env.sv
View file @
47d692a8
...
...
@@ -90,7 +90,7 @@ module simple_tdc_driver
val
[
27
:
26
]
=
t
.
channel
&
2'b11
;
val
[
25
:
18
]
=
start
;
val
[
17
]
=
1'b1
;
val
[
16
:
0
]
=
(
t
.
ts
-
start_time
)
/
81
ps
;
val
[
16
:
0
]
=
(
t
.
ts
-
start_time
)
/
81
.0
ps
;
$
display
(
"[DUT] <%t> TDC: pulse at %t for channel %0d (start #0x%x, time_data 0x%x, start_time %t)"
,
$
realtime
,
t
.
ts
,
t
.
channel
,
start
,
val
[
16
:
0
]
,
start_time
)
;
...
...
@@ -101,7 +101,7 @@ module simple_tdc_driver
val
[
27
:
26
]
=
t
.
channel
&
2'b11
;
val
[
25
:
18
]
=
start
;
val
[
17
]
=
1'b0
;
val
[
16
:
0
]
=
(
t
.
duration
+
t
.
ts
-
start_time
)
/
81
ps
;
val
[
16
:
0
]
=
(
t
.
duration
+
t
.
ts
-
start_time
)
/
81
.0
ps
;
fifos
[
t
.
channel
/
4
]
.
push_back
(
val
)
;
...
...
@@ -125,7 +125,7 @@ module simple_tdc_driver
if
(
restart_pulse
)
begin
start
=
1
;
restart_pulse
=
0
;
start01
=
($
time
-
restart_time
)
/
81
ps
;
start01
=
($
time
-
restart_time
)
/
81
.0
ps
;
end
else
begin
start_time
=
$
time
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment