Skip to content

W
White Rabbit Trigger Distribution
Commit e4fc5414 authored by Christos Gentsos's avatar Christos Gentsos
Browse files
Options

bump general-cores to bring in fix for entity declaration error

parent 104264d4
Pipeline #133 failed with stage
    in 2 minutes and 7 seconds
    Hide whitespace changes
    Inline Side-by-side
    Showing with 5 additions and 5 deletions
    .gitlab-ci.yml
    View file @ e4fc5414
    ......@@ -25,14 +25,14 @@ SPEC150T-ADC build:
    SPEC150T-ADC simulate:
    tags:
    - modelsim
    - questasim
    script:
    - export TMP_DIR=$(mktemp -d)
    - export PAK=https://ohwr-packages.web.cern.ch/ohwr-packages/riscv_toolchains/riscv-centos7.tar.xz
    - curl $PAK | tar xJ -C $TMP_DIR
    - export CROSS_COMPILE_TARGET=$TMP_DIR/riscv/bin/riscv32-elf-
    - cd hdl/testbench/wrtd_ref_spec150t_adc/
    - source ~/setup_modelsim.sh
    - source ~/setup_questasim.sh
    - cp /opt/compiled_libs_ise14.7/modelsim.ini .
    - hdlmake makefile
    - make
    ......@@ -64,14 +64,14 @@ SVEC-TDC-FD build:
    SVEC-TDC-FD simulate:
    tags:
    - modelsim
    - questasim
    script:
    - export TMP_DIR=$(mktemp -d)
    - export PAK=https://ohwr-packages.web.cern.ch/ohwr-packages/riscv_toolchains/riscv-centos7.tar.xz
    - curl $PAK | tar xJ -C $TMP_DIR
    - export CROSS_COMPILE_TARGET=$TMP_DIR/riscv/bin/riscv32-elf-
    - cd hdl/testbench/wrtd_ref_svec_tdc_fd/
    - source ~/setup_modelsim.sh
    - source ~/setup_questasim.sh
    - cp /opt/compiled_libs_ise14.7/modelsim.ini .
    - hdlmake makefile
    - make
    ......
    general-cores @ 8796fa8e
    Subproject commit 7efba995e3026c16dd8b5decf3eece940098da7f
    Subproject commit 8796fa8e687c1d6e9f83a3c1264f17b37c952e4f
    Markdown is supported
    0% or
    You are about to add 0 people to the discussion. Proceed with caution.
    Finish editing this message first!
    Please register or to comment