Skip to content
GitLab
Explore
Sign in
Projects
DDR3 controller for Spartan6
Repository
ddr3-sp6-core
hdl
rtl
ddr3_ctrl_wb.vhd
Find file
Blame
History
Permalink
hdl: Fix wishbone interface. Now ignores stb if cyc is '0'.
· 8de0e83e
Matthieu Cattin
authored
Jul 19, 2013
8de0e83e