Skip to content
GitLab
Explore
Sign in
Projects
DDR3 controller for Spartan6
Repository
ddr3-sp6-core
hdl
rtl
ddr3_ctrl_wb.vhd
Find file
Blame
History
Permalink
Bug fix in command enable signal generation.
· cd3680a0
Matthieu Cattin
authored
Nov 16, 2012
The command enable signal was not properly generated for single read cycle.
cd3680a0