Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
D
DDR3 controller for Spartan6
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
DDR3 controller for Spartan6
Repository
0ac0a66d12b4674a0728cf3a00689c66b46aa878
Switch branch/tag
ddr3-sp6-core
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Change RZQ pin for SVEC bank5 DDR controller from L25 (V0) to G25 (V1 or higher).
· 0ac0a66d
mcattin
authored
Oct 24, 2012
git-svn-id:
http://svn.ohwr.org/ddr3-sp6-core/trunk@109
739e5516-d4a2-47df-ba96-5610c1fa693f
0ac0a66d
Name
Last commit
Last update
doc
Loading commit data...
hdl
Loading commit data...