Skip to content
GitLab
Explore
Sign in
Projects
Simple PCIe FMC carrier SPEC
Repository
spec
hdl
rtl
spec_base_wr.vhd
Find file
Blame
History
Permalink
hdl: fixed DDR reset polarity
· 4c3ac537
Evangelia Gousiou
authored
Jun 16, 2020
4c3ac537