• Jean-Paul Ricaud's avatar
    VHDL : corrected a mistake in the clock padding function. Output should · 0258cddf
    Jean-Paul Ricaud authored
    be a directe copy of the input when available without being clocking
    
     On branch development
    
    	modified:   fpga/sources/registers_init.vhdl
    	modified:   fpga/sources/src_clkpadding/clkpadding_top.vhdl
    	modified:   fpga/sources/testbench/clkpadding_tb.vhdl
    	modified:   pcb/gerber/Transcode Report.txt
    	modified:   sch/timex3_sch.pro
    0258cddf
Name
Last commit
Last update
CAD Loading commit data...
cPCI Loading commit data...
fpga Loading commit data...
licenses Loading commit data...
pcb Loading commit data...
sch Loading commit data...
readme.txt Loading commit data...
timex3.pro Loading commit data...