-
li hongming authored
1. add pll_status_i clock period constraints 2. correct the TNM_NET name of rx_rec_clk_bufin.
4d68cb12
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
Manifest.py | ||
scb_top_synthesis.ucf | ||
scb_top_synthesis.vhd | ||
swcore_pll.vhd |
1. add pll_status_i clock period constraints 2. correct the TNM_NET name of rx_rec_clk_bufin.
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
Manifest.py | Loading commit data... | |
scb_top_synthesis.ucf | Loading commit data... | |
scb_top_synthesis.vhd | Loading commit data... | |
swcore_pll.vhd | Loading commit data... |