Overview
A collection of platform-independent cores such as memories and synchronizer circuits.
- Status: Planning
Members
Manager: Javier Serrano, Matthieu Cattin, Tomasz Wlostowski
Developer: Cesar Prados, Grzegorz Daniluk, Wesley W. Terpstra