platform/*/afcv3/*: use VHDL as preferred language expect for DDR core
Using VHDL dor DDR core issues an error. No idea when that happens, unless re-target my project for Verilog and regenerate the DDR core.
Showing
Please
register
or
sign in
to comment