Skip to content

B
Beam Positoning Monitor - Gateware
Commit 9457f6a6 authored by Adrian Byszuk (CTI)'s avatar Adrian Byszuk (CTI)
Browse files
Options

PCIe/DDR: change DDR core parameters for AFCK 

New values are better for high bitrate.
parent 8b26cf7f
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 2 deletions
hdl/platform/kintex7/afck/ddr_core/mig_a.prj
View file @ 9457f6a6
......@@ -131,10 +131,10 @@
<mrDllReset name="DLL Reset" >No</mrDllReset>
<mrPdMode name="DLL control for precharge PD" >Slow Exit</mrPdMode>
<emrDllEnable name="DLL Enable" >Enable</emrDllEnable>
<emrOutputDriveStrength name="Output Driver Impedance Control" >RZQ/7</emrOutputDriveStrength>
<emrOutputDriveStrength name="Output Driver Impedance Control" >RZQ/6</emrOutputDriveStrength>
<emrMirrorSelection name="Address Mirroring" >Disable</emrMirrorSelection>
<emrCSSelection name="Controller Chip Select Pin" >Enable</emrCSSelection>
<emrRTT name="RTT (nominal) - On Die Termination (ODT)" >RZQ/4</emrRTT>
<emrRTT name="RTT (nominal) - On Die Termination (ODT)" >RZQ/6</emrRTT>
<emrPosted name="Additive Latency (AL)" >0</emrPosted>
<emrOCD name="Write Leveling Enable" >Disabled</emrOCD>
<emrDQS name="TDQS enable" >Enabled</emrDQS>
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment