Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
957f0c0c
Commit
957f0c0c
authored
Dec 21, 2012
by
Adrian Byszuk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix TOP module for missing connections & testbench compatibility
parent
8208b2ee
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
14 additions
and
8 deletions
+14
-8
bpm_pcie_k7.vhd
hdl/top/pcie/bpm_pcie_k7.vhd
+14
-8
No files found.
hdl/top/pcie/bpm_pcie_k7.vhd
View file @
957f0c0c
...
...
@@ -34,7 +34,8 @@ use UNISIM.VComponents.all;
entity
bpm_pcie_k7
is
generic
(
constant
pcieLanes
:
integer
:
=
C_NUM_PCIE_LANES
constant
pcieLanes
:
integer
:
=
C_NUM_PCIE_LANES
;
PL_FAST_TRAIN
:
string
:
=
"FALSE"
);
port
(
...
...
@@ -653,11 +654,11 @@ architecture Behavioral of bpm_pcie_k7 is
ctl_reset
:
out
std_logic
;
ctl_status
:
in
std_logic_vector
(
C_DBUS_WIDTH
/
2-1
downto
0
);
-- Fabric side: DLM Rx
dlm_rv
:
out
std_logic
;
dlm_rd
:
out
std_logic_vector
(
C_DBUS_WIDTH
/
2-1
downto
0
);
dlm_rv
:
in
std_logic
;
dlm_rd
:
in
std_logic_vector
(
C_DBUS_WIDTH
/
2-1
downto
0
);
-- Fabric side: DLM Tx
dlm_tv
:
in
std_logic
;
dlm_td
:
in
std_logic_vector
(
C_DBUS_WIDTH
/
2-1
downto
0
);
dlm_tv
:
out
std_logic
;
dlm_td
:
out
std_logic_vector
(
C_DBUS_WIDTH
/
2-1
downto
0
);
Link_Buf_full
:
in
std_logic
;
-- Data generator table write
tab_we
:
out
std_logic_vector
(
2-1
downto
0
);
...
...
@@ -1250,8 +1251,8 @@ begin
tx_cfg_gnt
<=
'1'
;
s_axis_tx_tuser
<=
s_axis_tx_tdsc
&
'0'
&
s_axis_tx_terrfwd
&
'0'
;
m_axis_rx_t
user
<=
(
others
=>
'0'
);
m_axis_rx_t
user
(
1
)
<=
m_axis_rx_terrfwd
;
m_axis_rx_t
errfwd
<=
m_axis_rx_tuser
(
1
);
m_axis_rx_t
bar_hit
<=
m_axis_rx_tuser
(
8
downto
2
)
;
--
cfg_di
<=
(
others
=>
'0'
);
...
...
@@ -1295,7 +1296,12 @@ begin
-- --------------------------------------------------------------
-- --------------------------------------------------------------
pcie_core_i
:
pcie_core
port
map
(
pcie_core_i
:
pcie_core
generic
map
(
PL_FAST_TRAIN
=>
PL_FAST_TRAIN
,
PCIE_EXT_CLK
=>
"FALSE"
)
port
map
(
--------------------------------------------------------------------------------------------------------------------
-- 1. PCI Express (pci_exp) Interface --
--------------------------------------------------------------------------------------------------------------------
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment