Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
ac468cdd
Commit
ac468cdd
authored
Dec 10, 2015
by
Vitor Finotti
Committed by
Gustavo Bruno
Dec 10, 2015
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Renamed counter to avoid conflict with dsp-cores
parent
ca0f5ac5
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
17 additions
and
16 deletions
+17
-16
Manifest.py
hdl/modules/dbe_common/Manifest.py
+1
-1
Manifest.py
hdl/modules/dbe_common/counter/Manifest.py
+0
-1
Manifest.py
hdl/modules/dbe_common/counter_simple/Manifest.py
+1
-0
counter_simple.vhd
hdl/modules/dbe_common/counter_simple/counter_simple.vhd
+15
-14
No files found.
hdl/modules/dbe_common/Manifest.py
View file @
ac468cdd
modules
=
{
"local"
:
[
"reset_synch"
,
"pulse2level"
,
"trigger_rcv"
,
"counter"
]
};
"counter
_simple
"
]
};
files
=
[
"dbe_common_pkg.vhd"
];
hdl/modules/dbe_common/counter/Manifest.py
deleted
100644 → 0
View file @
ca0f5ac5
files
=
[
"counter.vhd"
];
hdl/modules/dbe_common/counter_simple/Manifest.py
0 → 100644
View file @
ac468cdd
files
=
[
"counter_simple.vhd"
];
hdl/modules/dbe_common/counter
/counter
.vhd
→
hdl/modules/dbe_common/counter
_simple/counter_simple
.vhd
View file @
ac468cdd
...
...
@@ -6,7 +6,7 @@
-- Author : aylons <aylons@LNLS190>
-- Company :
-- Created : 2015-11-11
-- Last update: 2015-1
1-18
-- Last update: 2015-1
2-10
-- Platform :
-- Standard : VHDL'93/02
-------------------------------------------------------------------------------
...
...
@@ -40,38 +40,39 @@ use ieee.numeric_std.all;
library
UNISIM
;
use
UNISIM
.
vcomponents
.
all
;
entity
counter
is
entity
counter
_simple
is
generic
(
g_output_width
:
positive
:
=
8
);
port
(
clk_i
:
in
std_logic
;
rst_i
:
in
std_logic
;
rst_
n_
i
:
in
std_logic
;
ce_i
:
in
std_logic
;
up_i
:
in
std_logic
;
down_i
:
in
std_logic
;
count_o
:
out
std_logic_vector
(
g_output_width
-1
downto
0
)
);
end
counter
;
end
counter
_simple
;
architecture
behavioural
of
counter
is
architecture
behavioural
of
counter
_simple
is
signal
count
:
unsigned
(
g_output_width
-1
downto
0
)
:
=
to_unsigned
(
0
,
g_output_width
);
begin
counter
:
process
(
clk_i
)
counter
_simple
:
process
(
clk_i
)
begin
if
clk_i
=
'1'
and
ce_i
=
'1'
then
if
rst_
i
=
'1
'
then
if
rising_edge
(
clk_i
)
then
if
rst_
n_i
=
'0
'
then
count
<=
to_unsigned
(
0
,
g_output_width
);
else
if
ce
=
'1'
then
if
up_i
=
'1'
then
count
<=
count
+
1
;
elsif
down_i
=
'1'
then
count
<=
count
-
1
;
end
if
;
if
up_i
=
'1'
then
count
<=
count
+
1
;
elsif
down_i
=
'1'
then
count
<=
count
-
1
;
end
if
;
end
if
;
--ce
end
if
;
--rst
end
if
;
-- clk
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment