Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
d8e9b951
Commit
d8e9b951
authored
Nov 09, 2012
by
Adrian Byszuk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix issue with PCIe core not enumerating on Intel Ivy Bridge platform
parent
14ae0259
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
pcie_core_gt_wrapper.v
.../pcie/7k325ffg900/pcie_core/source/pcie_core_gt_wrapper.v
+1
-1
No files found.
hdl/ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_wrapper.v
View file @
d8e9b951
...
...
@@ -294,7 +294,7 @@ module pcie_core_gt_wrapper #
//---------- Select TX Receiver Detection Configuration
localparam
TX_RXDETECT_CFG
=
(
PCIE_REFCLK_FREQ
==
2
)
?
14'd250
:
(
PCIE_REFCLK_FREQ
==
1
)
?
14'd125
:
14'd100
;
localparam
TX_RXDETECT_REF
=
(((
PCIE_USE_MODE
==
"1.0"
)
||
(
PCIE_USE_MODE
==
"1.1"
))
&&
(
PCIE_SIM_MODE
==
"FALSE"
))
?
3'b000
:
3'b
100
;
localparam
TX_RXDETECT_REF
=
(((
PCIE_USE_MODE
==
"1.0"
)
||
(
PCIE_USE_MODE
==
"1.1"
))
&&
(
PCIE_SIM_MODE
==
"FALSE"
))
?
3'b000
:
3'b
011
;
//---------- Select PCS_RSVD_ATTR ----------------------
// [0]: 1 = enable latch when bypassing TX buffer, 0 = disable latch when using TX buffer
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment