Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Repository
f9db01ed5cf8bceffdac2a23705116d371aa6dea
Switch branch/tag
bpm-gw
hdl
testbench
wishbone
wb_acq_core_test
verilog
virtex6
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
hdl/testbench/*/*_acq_core_test/*: move virtex6 sim to specific folder
· 65d8c401
Lucas Russo
authored
Sep 08, 2014
This will allow adding more wb_acq_core simulations more easily and for different FPGA families.
65d8c401
Name
Last commit
Last update
..
full_tb
Loading commit data...
no_arb_tb
Loading commit data...