Add firmware support for TTL pulse repetition test (test01).
Apart from this, a watchdog counter has been integrated into the i2c_slave VHDL module; it resets the slave FSM after one second if the master does not cycle the SCL line.
Showing
hdl/pts/rtl/pulse_cnt_wb.vhd
0 → 100644
hdl/pts/rtl/pulse_cnt_wb.wb
0 → 100644
No preview for this file type
No preview for this file type
Please
register
or
sign in
to comment