Added EDMS project files and made appropriate changes for BLO-V2 and RTM-V2

7138683e · Theodor-Adrian Stana · a81703d3 · 7138683e · 7138683e · 7138683e
Commit 7138683e authored Feb 04, 2013 by Theodor-Adrian Stana
148 changed files
--- a/pcb/EDA-02446-V2-0_projet/Assembly data/EDA-02446-V2-0.OutJob
+++ b/pcb/EDA-02446-V2-0_projet/Assembly data/EDA-02446-V2-0.OutJob
--- a/pcb/EDA-02446-V2-0_projet/EDA-02446-V2.Annotation
+++ b/pcb/EDA-02446-V2-0_projet/EDA-02446-V2.Annotation
--- a/pcb/EDA-02446-V2-0_projet/EDA-02446-V2.PrjPcb
+++ b/pcb/EDA-02446-V2-0_projet/EDA-02446-V2.PrjPcb
--- a/pcb/EDA-02446-V2-0_projet/EDA-02446-V2.PrjPcbStructure
+++ b/pcb/EDA-02446-V2-0_projet/EDA-02446-V2.PrjPcbStructure
--- a/pcb/EDA-02446-V2-0_projet/History/EDA-02446-V2.~(1).PrjPcb.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/EDA-02446-V2.~(1).PrjPcb.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/JTAG&Button.~(1).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/JTAG&Button.~(1).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/JTAG&Button.~(2).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/JTAG&Button.~(2).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(1).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(1).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(2).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(2).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(3).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(3).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(4).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(4).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(5).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(5).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(6).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(6).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(7).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-0_projet/History/Schematics/PowerSupplyBlocking.~(7).SchDoc.Zip
--- a/pcb/EDA-02446-V2-0_projet/Manufacturing/EDA-02446-V2_mfg.cam
+++ b/pcb/EDA-02446-V2-0_projet/Manufacturing/EDA-02446-V2_mfg.cam
--- a/pcb/EDA-02446-V2-0_projet/PCB-Layout/EDA-02446-V2-0_pcb.PcbDoc
+++ b/pcb/EDA-02446-V2-0_projet/PCB-Layout/EDA-02446-V2-0_pcb.PcbDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/BlockingOutput.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/BlockingOutput.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/BlockingUnit.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/BlockingUnit.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/Clocks&Monitor.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/Clocks&Monitor.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/Communication.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/Communication.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/ConvTtlBlo_TOP.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/ConvTtlBlo_TOP.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/FPGAbank.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/FPGAbank.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/FPGAps.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/FPGAps.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/FrontPanelLeds.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/FrontPanelLeds.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/FrontTTL.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/FrontTTL.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/InputBlocking.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/InputBlocking.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/InputBlockingUnit.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/InputBlockingUnit.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/JTAG&Button.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/JTAG&Button.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/PowerSupplyBlocking.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/PowerSupplyBlocking.SchDoc
--- a/pcb/EDA-02446-V2-0_projet/Schematics/VME64xConn.SchDoc
+++ b/pcb/EDA-02446-V2-0_projet/Schematics/VME64xConn.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Assembly data/EDA-02446-V2-0.OutJob
+++ b/pcb/EDA-02446-V2-1_projet/Assembly data/EDA-02446-V2-0.OutJob
--- a/pcb/EDA-02446-V2-1_projet/EDA-02446-V2.Annotation
+++ b/pcb/EDA-02446-V2-1_projet/EDA-02446-V2.Annotation
--- a/pcb/EDA-02446-V2-1_projet/EDA-02446-V2.PrjPcb
+++ b/pcb/EDA-02446-V2-1_projet/EDA-02446-V2.PrjPcb
--- a/pcb/EDA-02446-V2-1_projet/EDA-02446-V2.PrjPcbStructure
+++ b/pcb/EDA-02446-V2-1_projet/EDA-02446-V2.PrjPcbStructure
--- a/pcb/EDA-02446-V2-1_projet/History/EDA-02446-V2.~(1).PrjPcb.Zip
+++ b/pcb/EDA-02446-V2-1_projet/History/EDA-02446-V2.~(1).PrjPcb.Zip
--- a/pcb/EDA-02446-V2-1_projet/History/Schematics/JTAG&Button.~(1).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-1_projet/History/Schematics/JTAG&Button.~(1).SchDoc.Zip
--- a/pcb/EDA-02446-V2-1_projet/History/Schematics/PowerSupplyBlocking.~(1).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-1_projet/History/Schematics/PowerSupplyBlocking.~(1).SchDoc.Zip
--- a/pcb/EDA-02446-V2-1_projet/History/Schematics/PowerSupplyBlocking.~(2).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-1_projet/History/Schematics/PowerSupplyBlocking.~(2).SchDoc.Zip
--- a/pcb/EDA-02446-V2-1_projet/History/Schematics/PowerSupplyBlocking.~(3).SchDoc.Zip
+++ b/pcb/EDA-02446-V2-1_projet/History/Schematics/PowerSupplyBlocking.~(3).SchDoc.Zip
--- a/pcb/EDA-02446-V2-1_projet/Manufacturing/EDA-02446-V2_mfg.cam
+++ b/pcb/EDA-02446-V2-1_projet/Manufacturing/EDA-02446-V2_mfg.cam
--- a/pcb/EDA-02446-V2-1_projet/PCB-Layout/EDA-02446-V2-0_pcb.PcbDoc
+++ b/pcb/EDA-02446-V2-1_projet/PCB-Layout/EDA-02446-V2-0_pcb.PcbDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/BlockingOutput.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/BlockingOutput.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/BlockingUnit.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/BlockingUnit.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/Clocks&Monitor.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/Clocks&Monitor.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/Communication.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/Communication.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/ConvTtlBlo_TOP.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/ConvTtlBlo_TOP.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/FPGAbank.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/FPGAbank.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/FPGAps.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/FPGAps.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/FrontPanelLeds.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/FrontPanelLeds.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/FrontTTL.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/FrontTTL.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/InputBlocking.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/InputBlocking.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/InputBlockingUnit.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/InputBlockingUnit.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/JTAG&Button.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/JTAG&Button.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/PowerSupplyBlocking.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/PowerSupplyBlocking.SchDoc
--- a/pcb/EDA-02446-V2-1_projet/Schematics/VME64xConn.SchDoc
+++ b/pcb/EDA-02446-V2-1_projet/Schematics/VME64xConn.SchDoc
--- a/pcb/EDA-02452-V1-0_project/Assembly Data/EDA-02452-V1-0.OutJob
+++ b/pcb/EDA-02452-V1-0_project/Assembly Data/EDA-02452-V1-0.OutJob
--- a/pcb/EDA-02452-V1-0_project/EDA-02452-V1-0_project.Annotation
+++ b/pcb/EDA-02452-V1-0_project/EDA-02452-V1-0_project.Annotation
+[DesignatorManager]
+LogicalDesignator0=J2
+LogicalPartID0=2
+DocumentName0=RTMM_top.SchDoc
+ChannelName0=RTMM_top
+UniqueID0=\AIKNHLLQ
+PhysicalDesignator0=J2
+PhysicalDesignatorLocked0=0
+LogicalDesignator1=D34
+LogicalPartID1=1
+DocumentName1=RTMM_top.SchDoc
+ChannelName1=RTMM_top
+UniqueID1=\ARILQPDB
+PhysicalDesignator1=D34
+PhysicalDesignatorLocked1=0
+LogicalDesignator2=D30
+LogicalPartID2=1
+DocumentName2=RTMM_top.SchDoc
+ChannelName2=RTMM_top
+UniqueID2=\AUWLGUUK
+PhysicalDesignator2=D30
+PhysicalDesignatorLocked2=0
+LogicalDesignator3=D29
+LogicalPartID3=1
+DocumentName3=RTMM_top.SchDoc
+ChannelName3=RTMM_top
+UniqueID3=\BESHNGMF
+PhysicalDesignator3=D29
+PhysicalDesignatorLocked3=0
+LogicalDesignator4=D21
+LogicalPartID4=1
+DocumentName4=RTMM_top.SchDoc
+ChannelName4=RTMM_top
+UniqueID4=\BIKSFIKK
+PhysicalDesignator4=D21
+PhysicalDesignatorLocked4=0
+LogicalDesignator5=D1
+LogicalPartID5=1
+DocumentName5=RTMM_top.SchDoc
+ChannelName5=RTMM_top
+UniqueID5=\BOTGBGKX
+PhysicalDesignator5=D1
+PhysicalDesignatorLocked5=0
+LogicalDesignator6=D26
+LogicalPartID6=1
+DocumentName6=RTMM_top.SchDoc
+ChannelName6=RTMM_top
+UniqueID6=\BTGJOTTY
+PhysicalDesignator6=D26
+PhysicalDesignatorLocked6=0
+LogicalDesignator7=D23
+LogicalPartID7=1
+DocumentName7=RTMM_top.SchDoc
+ChannelName7=RTMM_top
+UniqueID7=\BUEPTKMD
+PhysicalDesignator7=D23
+PhysicalDesignatorLocked7=0
+LogicalDesignator8=D12
+LogicalPartID8=1
+DocumentName8=RTMM_top.SchDoc
+ChannelName8=RTMM_top
+UniqueID8=\CJGYSSKM
+PhysicalDesignator8=D12
+PhysicalDesignatorLocked8=0
+LogicalDesignator9=D18
+LogicalPartID9=1
+DocumentName9=RTMM_top.SchDoc
+ChannelName9=RTMM_top
+UniqueID9=\CULATBYN
+PhysicalDesignator9=D18
+PhysicalDesignatorLocked9=0
+LogicalDesignator10=D38
+LogicalPartID10=1
+DocumentName10=RTMM_top.SchDoc
+ChannelName10=RTMM_top
+UniqueID10=\DWTLOXUJ
+PhysicalDesignator10=D38
+PhysicalDesignatorLocked10=0
+LogicalDesignator11=D47
+LogicalPartID11=1
+DocumentName11=RTMM_top.SchDoc
+ChannelName11=RTMM_top
+UniqueID11=\EIYRYWNU
+PhysicalDesignator11=D47
+PhysicalDesignatorLocked11=0
+LogicalDesignator12=D42
+LogicalPartID12=1
+DocumentName12=RTMM_top.SchDoc
+ChannelName12=RTMM_top
+UniqueID12=\EQYLIJHI
+PhysicalDesignator12=D42
+PhysicalDesignatorLocked12=0
+LogicalDesignator13=D46
+LogicalPartID13=1
+DocumentName13=RTMM_top.SchDoc
+ChannelName13=RTMM_top
+UniqueID13=\ERXXSLXY
+PhysicalDesignator13=D46
+PhysicalDesignatorLocked13=0
+LogicalDesignator14=D8
+LogicalPartID14=1
+DocumentName14=RTMM_top.SchDoc
+ChannelName14=RTMM_top
+UniqueID14=\FGBHDNOJ
+PhysicalDesignator14=D8
+PhysicalDesignatorLocked14=0
+LogicalDesignator15=D37
+LogicalPartID15=1
+DocumentName15=RTMM_top.SchDoc
+ChannelName15=RTMM_top
+UniqueID15=\FMVOKFPD
+PhysicalDesignator15=D37
+PhysicalDesignatorLocked15=0
+LogicalDesignator16=D32
+LogicalPartID16=1
+DocumentName16=RTMM_top.SchDoc
+ChannelName16=RTMM_top
+UniqueID16=\GNUJXUCA
+PhysicalDesignator16=D32
+PhysicalDesignatorLocked16=0
+LogicalDesignator17=D44
+LogicalPartID17=1
+DocumentName17=RTMM_top.SchDoc
+ChannelName17=RTMM_top
+UniqueID17=\GQXOHVQI
+PhysicalDesignator17=D44
+PhysicalDesignatorLocked17=0
+LogicalDesignator18=D13
+LogicalPartID18=1
+DocumentName18=RTMM_top.SchDoc
+ChannelName18=RTMM_top
+UniqueID18=\GTSETWQN
+PhysicalDesignator18=D13
+PhysicalDesignatorLocked18=0
+LogicalDesignator19=J2
+LogicalPartID19=4
+DocumentName19=RTMM_top.SchDoc
+ChannelName19=RTMM_top
+UniqueID19=\HDLFLVKI
+PhysicalDesignator19=J2
+PhysicalDesignatorLocked19=0
+LogicalDesignator20=D33
+LogicalPartID20=1
+DocumentName20=RTMM_top.SchDoc
+ChannelName20=RTMM_top
+UniqueID20=\HEVQRKNM
+PhysicalDesignator20=D33
+PhysicalDesignatorLocked20=0
+LogicalDesignator21=D39
+LogicalPartID21=1
+DocumentName21=RTMM_top.SchDoc
+ChannelName21=RTMM_top
+UniqueID21=\HNKDQNRV
+PhysicalDesignator21=D39
+PhysicalDesignatorLocked21=0
+LogicalDesignator22=D35
+LogicalPartID22=1
+DocumentName22=RTMM_top.SchDoc
+ChannelName22=RTMM_top
+UniqueID22=\IHKKCEQJ
+PhysicalDesignator22=D35
+PhysicalDesignatorLocked22=0
+LogicalDesignator23=D2
+LogicalPartID23=1
+DocumentName23=RTMM_top.SchDoc
+ChannelName23=RTMM_top
+UniqueID23=\JCIIIOVC
+PhysicalDesignator23=D2
+PhysicalDesignatorLocked23=0
+LogicalDesignator24=D19
+LogicalPartID24=1
+DocumentName24=RTMM_top.SchDoc
+ChannelName24=RTMM_top
+UniqueID24=\JPCVJJBH
+PhysicalDesignator24=D19
+PhysicalDesignatorLocked24=0
+LogicalDesignator25=D22
+LogicalPartID25=1
+DocumentName25=RTMM_top.SchDoc
+ChannelName25=RTMM_top
+UniqueID25=\KDEWEJUQ
+PhysicalDesignator25=D22
+PhysicalDesignatorLocked25=0
+LogicalDesignator26=D16
+LogicalPartID26=1
+DocumentName26=RTMM_top.SchDoc
+ChannelName26=RTMM_top
+UniqueID26=\KDTJEJCJ
+PhysicalDesignator26=D16
+PhysicalDesignatorLocked26=0
+LogicalDesignator27=J2
+LogicalPartID27=3
+DocumentName27=RTMM_top.SchDoc
+ChannelName27=RTMM_top
+UniqueID27=\KPFEUJQX
+PhysicalDesignator27=J2
+PhysicalDesignatorLocked27=0
+LogicalDesignator28=D48
+LogicalPartID28=1
+DocumentName28=RTMM_top.SchDoc
+ChannelName28=RTMM_top
+UniqueID28=\LDJWCJKF
+PhysicalDesignator28=D48
+PhysicalDesignatorLocked28=0
+LogicalDesignator29=J2
+LogicalPartID29=5
+DocumentName29=RTMM_top.SchDoc
+ChannelName29=RTMM_top
+UniqueID29=\LIOKQRAL
+PhysicalDesignator29=J2
+PhysicalDesignatorLocked29=0
+LogicalDesignator30=D27
+LogicalPartID30=1
+DocumentName30=RTMM_top.SchDoc
+ChannelName30=RTMM_top
+UniqueID30=\LONOKABF
+PhysicalDesignator30=D27
+PhysicalDesignatorLocked30=0
+LogicalDesignator31=D31
+LogicalPartID31=1
+DocumentName31=RTMM_top.SchDoc
+ChannelName31=RTMM_top
+UniqueID31=\NNGOYATV
+PhysicalDesignator31=D31
+PhysicalDesignatorLocked31=0
+LogicalDesignator32=J3
+LogicalPartID32=1
+DocumentName32=RTMM_top.SchDoc
+ChannelName32=RTMM_top
+UniqueID32=\PEWJEQYV
+PhysicalDesignator32=J3
+PhysicalDesignatorLocked32=0
+LogicalDesignator33=D5
+LogicalPartID33=1
+DocumentName33=RTMM_top.SchDoc
+ChannelName33=RTMM_top
+UniqueID33=\PFJOKYWD
+PhysicalDesignator33=D5
+PhysicalDesignatorLocked33=0
+LogicalDesignator34=D15
+LogicalPartID34=1
+DocumentName34=RTMM_top.SchDoc
+ChannelName34=RTMM_top
+UniqueID34=\PHQTLMHH
+PhysicalDesignator34=D15
+PhysicalDesignatorLocked34=0
+LogicalDesignator35=D25
+LogicalPartID35=1
+DocumentName35=RTMM_top.SchDoc
+ChannelName35=RTMM_top
+UniqueID35=\RJIFTCES
+PhysicalDesignator35=D25
+PhysicalDesignatorLocked35=0
+LogicalDesignator36=D14
+LogicalPartID36=1
+DocumentName36=RTMM_top.SchDoc
+ChannelName36=RTMM_top
+UniqueID36=\RMNEIKUT
+PhysicalDesignator36=D14
+PhysicalDesignatorLocked36=0
+LogicalDesignator37=D24
+LogicalPartID37=1
+DocumentName37=RTMM_top.SchDoc
+ChannelName37=RTMM_top
+UniqueID37=\RMORNHPP
+PhysicalDesignator37=D24
+PhysicalDesignatorLocked37=0
+LogicalDesignator38=D3
+LogicalPartID38=1
+DocumentName38=RTMM_top.SchDoc
+ChannelName38=RTMM_top
+UniqueID38=\RSRKASJV
+PhysicalDesignator38=D3
+PhysicalDesignatorLocked38=0
+LogicalDesignator39=D11
+LogicalPartID39=1
+DocumentName39=RTMM_top.SchDoc
+ChannelName39=RTMM_top
+UniqueID39=\RYTAQFOT
+PhysicalDesignator39=D11
+PhysicalDesignatorLocked39=0
+LogicalDesignator40=D7
+LogicalPartID40=1
+DocumentName40=RTMM_top.SchDoc
+ChannelName40=RTMM_top
+UniqueID40=\SCJESUPU
+PhysicalDesignator40=D7
+PhysicalDesignatorLocked40=0
+LogicalDesignator41=D20
+LogicalPartID41=1
+DocumentName41=RTMM_top.SchDoc
+ChannelName41=RTMM_top
+UniqueID41=\SJXTFVSM
+PhysicalDesignator41=D20
+PhysicalDesignatorLocked41=0
+LogicalDesignator42=J2
+LogicalPartID42=6
+DocumentName42=RTMM_top.SchDoc
+ChannelName42=RTMM_top
+UniqueID42=\SMVHFCPX
+PhysicalDesignator42=J2
+PhysicalDesignatorLocked42=0
+LogicalDesignator43=D9
+LogicalPartID43=1
+DocumentName43=RTMM_top.SchDoc
+ChannelName43=RTMM_top
+UniqueID43=\ULRJYSXE
+PhysicalDesignator43=D9
+PhysicalDesignatorLocked43=0
+LogicalDesignator44=D40
+LogicalPartID44=1
+DocumentName44=RTMM_top.SchDoc
+ChannelName44=RTMM_top
+UniqueID44=\UQNCUFPM
+PhysicalDesignator44=D40
+PhysicalDesignatorLocked44=0
+LogicalDesignator45=D43
+LogicalPartID45=1
+DocumentName45=RTMM_top.SchDoc
+ChannelName45=RTMM_top
+UniqueID45=\VCXBFDTT
+PhysicalDesignator45=D43
+PhysicalDesignatorLocked45=0
+LogicalDesignator46=D36
+LogicalPartID46=1
+DocumentName46=RTMM_top.SchDoc
+ChannelName46=RTMM_top
+UniqueID46=\VIXHMSEJ
+PhysicalDesignator46=D36
+PhysicalDesignatorLocked46=0
+LogicalDesignator47=D41
+LogicalPartID47=1
+DocumentName47=RTMM_top.SchDoc
+ChannelName47=RTMM_top
+UniqueID47=\VLJKINPI
+PhysicalDesignator47=D41
+PhysicalDesignatorLocked47=0
+LogicalDesignator48=D17
+LogicalPartID48=1
+DocumentName48=RTMM_top.SchDoc
+ChannelName48=RTMM_top
+UniqueID48=\WEPVQBOG
+PhysicalDesignator48=D17
+PhysicalDesignatorLocked48=0
+LogicalDesignator49=J2
+LogicalPartID49=1
+DocumentName49=RTMM_top.SchDoc
+ChannelName49=RTMM_top
+UniqueID49=\XAUGDADD
+PhysicalDesignator49=J2
+PhysicalDesignatorLocked49=0
+LogicalDesignator50=D10
+LogicalPartID50=1
+DocumentName50=RTMM_top.SchDoc
+ChannelName50=RTMM_top
+UniqueID50=\XIYLTFLN
+PhysicalDesignator50=D10
+PhysicalDesignatorLocked50=0
+LogicalDesignator51=D6
+LogicalPartID51=1
+DocumentName51=RTMM_top.SchDoc
+ChannelName51=RTMM_top
+UniqueID51=\XWNWNGKX
+PhysicalDesignator51=D6
+PhysicalDesignatorLocked51=0
+LogicalDesignator52=D28
+LogicalPartID52=1
+DocumentName52=RTMM_top.SchDoc
+ChannelName52=RTMM_top
+UniqueID52=\YDRFLWOK
+PhysicalDesignator52=D28
+PhysicalDesignatorLocked52=0
+LogicalDesignator53=D4
+LogicalPartID53=1
+DocumentName53=RTMM_top.SchDoc
+ChannelName53=RTMM_top
+UniqueID53=\YJEYJBYL
+PhysicalDesignator53=D4
+PhysicalDesignatorLocked53=0
+LogicalDesignator54=D45
+LogicalPartID54=1
+DocumentName54=RTMM_top.SchDoc
+ChannelName54=RTMM_top
+UniqueID54=\YMCDSYUA
+PhysicalDesignator54=D45
+PhysicalDesignatorLocked54=0
+
+[SheetNumberManager]
+SheetNumberOrder=Display Order
+SheetNumberMethod=Increasing
+
+
--- a/pcb/EDA-02452-V1-0_project/EDA-02452-V1-0_project.PrjPCB
+++ b/pcb/EDA-02452-V1-0_project/EDA-02452-V1-0_project.PrjPCB
--- a/pcb/EDA-02452-V1-0_project/EDA-02452-V1-0_project.PrjPCBStructure
+++ b/pcb/EDA-02452-V1-0_project/EDA-02452-V1-0_project.PrjPCBStructure
+Record=TopLevelDocument|FileName=RTMM_top.SchDoc
--- a/pcb/EDA-02452-V1-0_project/Manufacturing/EDA-02452-V1_mfg.cam
+++ b/pcb/EDA-02452-V1-0_project/Manufacturing/EDA-02452-V1_mfg.cam
--- a/pcb/EDA-02452-V1-0_project/PCB-Layout/EDA-02452-V1-0_pcb.PcbDoc
+++ b/pcb/EDA-02452-V1-0_project/PCB-Layout/EDA-02452-V1-0_pcb.PcbDoc
--- a/pcb/EDA-02452-V1-0_project/Schematics/RTMM_top.SchDoc
+++ b/pcb/EDA-02452-V1-0_project/Schematics/RTMM_top.SchDoc
--- a/pcb/EDA-02452-V2-0_project/Assembly Data/EDA-02452-V1-0.OutJob
+++ b/pcb/EDA-02452-V2-0_project/Assembly Data/EDA-02452-V1-0.OutJob
--- a/pcb/EDA-02452-V2-0_project/EDA-02452-V1-0_project.Annotation
+++ b/pcb/EDA-02452-V2-0_project/EDA-02452-V1-0_project.Annotation
--- a/pcb/EDA-02452-V2-0_project/EDA-02452-V1-0_project.PrjPCB
+++ b/pcb/EDA-02452-V2-0_project/EDA-02452-V1-0_project.PrjPCB
--- a/pcb/EDA-02452-V2-0_project/EDA-02452-V1-0_project.PrjPCBStructure
+++ b/pcb/EDA-02452-V2-0_project/EDA-02452-V1-0_project.PrjPCBStructure
+Record=TopLevelDocument|FileName=RTMM_top.SchDoc
--- a/pcb/EDA-02452-V2-0_project/History/Schematics/RTMM_top.~(1).SchDoc.Zip
+++ b/pcb/EDA-02452-V2-0_project/History/Schematics/RTMM_top.~(1).SchDoc.Zip
--- a/pcb/EDA-02452-V2-0_project/History/Schematics/RTMM_top.~(2).SchDoc.Zip
+++ b/pcb/EDA-02452-V2-0_project/History/Schematics/RTMM_top.~(2).SchDoc.Zip
--- a/pcb/EDA-02452-V2-0_project/Manufacturing/EDA-02452-V1_mfg.cam
+++ b/pcb/EDA-02452-V2-0_project/Manufacturing/EDA-02452-V1_mfg.cam
--- a/pcb/EDA-02452-V2-0_project/PCB-Layout/EDA-02452-V1-0_pcb.PcbDoc
+++ b/pcb/EDA-02452-V2-0_project/PCB-Layout/EDA-02452-V1-0_pcb.PcbDoc
--- a/pcb/EDA-02452-V2-0_project/Schematics/RTMM_top.SchDoc
+++ b/pcb/EDA-02452-V2-0_project/Schematics/RTMM_top.SchDoc
--- a/pcb/EDA-02453-V1-0_project/Assembly Data/EDA-02453-V1-0.OutJob
+++ b/pcb/EDA-02453-V1-0_project/Assembly Data/EDA-02453-V1-0.OutJob
--- a/pcb/EDA-02453-V1-0_project/EDA-02453-V1-0_project.Annotation
+++ b/pcb/EDA-02453-V1-0_project/EDA-02453-V1-0_project.Annotation
--- a/pcb/EDA-02453-V1-0_project/EDA-02453-V1-0_project.PrjPCB
+++ b/pcb/EDA-02453-V1-0_project/EDA-02453-V1-0_project.PrjPCB
--- a/pcb/EDA-02453-V1-0_project/EDA-02453-V1-0_project.PrjPCBStructure
+++ b/pcb/EDA-02453-V1-0_project/EDA-02453-V1-0_project.PrjPCBStructure
+Record=SheetSymbol|SourceDocument=RTMP_top.SchDoc|Designator=U_Panel|SchDesignator=U_Panel|FileName=Panel.SchDoc|SymbolType=Normal|RawFileName=Panel.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
+Record=SheetSymbol|SourceDocument=RTMP_top.SchDoc|Designator=U_SqConnector|SchDesignator=U_SqConnector|FileName=SqConnector.SchDoc|SymbolType=Normal|RawFileName=SqConnector.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
+Record=TopLevelDocument|FileName=RTMP_top.SchDoc
--- a/pcb/EDA-02453-V1-0_project/Manufacturing/EDA-02453-V1_mfg.cam
+++ b/pcb/EDA-02453-V1-0_project/Manufacturing/EDA-02453-V1_mfg.cam
--- a/pcb/EDA-02453-V1-0_project/PCB-Layout/EDA-02453-V1-0_pcb.PcbDoc
+++ b/pcb/EDA-02453-V1-0_project/PCB-Layout/EDA-02453-V1-0_pcb.PcbDoc
--- a/pcb/EDA-02453-V1-0_project/Schematics/Panel.SchDoc
+++ b/pcb/EDA-02453-V1-0_project/Schematics/Panel.SchDoc
--- a/pcb/EDA-02453-V1-0_project/Schematics/RTMP_top.SchDoc
+++ b/pcb/EDA-02453-V1-0_project/Schematics/RTMP_top.SchDoc
--- a/pcb/EDA-02453-V1-0_project/Schematics/SqConnector.SchDoc
+++ b/pcb/EDA-02453-V1-0_project/Schematics/SqConnector.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/BlockingOutput.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/BlockingOutput.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/BlockingUnit.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/BlockingUnit.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/Clocks&Monitor.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/Clocks&Monitor.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/Communication.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/Communication.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/ConvTtlBlo_TOP.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/ConvTtlBlo_TOP.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/FPGAbank.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/FPGAbank.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/FPGAps.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/FPGAps.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/FrontPanelLeds.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/FrontPanelLeds.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/FrontTTL.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/FrontTTL.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/InputBlocking.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/InputBlocking.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/InputBlocking.~(2).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/InputBlocking.~(2).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/InputBlockingUnit.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/InputBlockingUnit.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/JTAG&Button.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/JTAG&Button.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/JTAG&Button.~(2).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/JTAG&Button.~(2).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/JTAG&Button.~(3).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/JTAG&Button.~(3).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/PowerSupplyBlocking.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/PowerSupplyBlocking.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/PowerSupplyBlocking.~(2).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/PowerSupplyBlocking.~(2).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/Schematics/VME64xConn.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/Schematics/VME64xConn.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/conv-ttl-blo-v2-1.~(1).PrjPcb.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/conv-ttl-blo-v2-1.~(1).PrjPcb.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/conv-ttl-blo-v2-1.~(2).PrjPcb.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/conv-ttl-blo-v2-1.~(2).PrjPcb.Zip
--- a/pcb/conv-ttl-blo-v2-1/History/conv-ttl-blo-v2-1.~(3).PrjPcb.Zip
+++ b/pcb/conv-ttl-blo-v2-1/History/conv-ttl-blo-v2-1.~(3).PrjPcb.Zip
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-04-13.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-04-13.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-05-30.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-05-30.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-07-04.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingOutput SCH ECO 04-02-2013 14-07-04.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingUnit SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/BlockingUnit SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/Clocks&Monitor SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/Clocks&Monitor SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/Communication SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/Communication SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAbank SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAbank SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAps SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAps SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAps SCH ECO 04-02-2013 14-07-04.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAps SCH ECO 04-02-2013 14-07-04.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAps SCH ECO 04-02-2013 14-09-32.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FPGAps SCH ECO 04-02-2013 14-09-32.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FrontPanelLeds SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FrontPanelLeds SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FrontTTL SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/FrontTTL SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/InputBlocking SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/InputBlocking SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/InputBlockingUnit SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/InputBlockingUnit SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/JTAG&Button SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/JTAG&Button SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/PowerSupplyBlocking SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/PowerSupplyBlocking SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/PowerSupplyBlocking SCH ECO 04-02-2013 14-07-04.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/PowerSupplyBlocking SCH ECO 04-02-2013 14-07-04.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/VME64xConn SCH ECO 04-02-2013 14-02-58.LOG
+++ b/pcb/conv-ttl-blo-v2-1/Project Logs for conv-ttl-blo-v2-1/VME64xConn SCH ECO 04-02-2013 14-02-58.LOG
--- a/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/Status Report.Txt
+++ b/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/Status Report.Txt
--- a/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2-1-bom.xls
+++ b/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2-1-bom.xls
--- a/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.xls
+++ b/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.xls
--- a/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2-BOM.pdf
+++ b/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2-BOM.pdf
--- a/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2.xlsx
+++ b/pcb/conv-ttl-blo-v2-1/Project Outputs for conv-ttl-blo-v2-1/conv-ttl-blo-v2.xlsx
--- a/pcb/conv-ttl-blo-v2-1/Schematics/BlockingOutput.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/BlockingOutput.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/BlockingUnit.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/BlockingUnit.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/Clocks&Monitor.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/Clocks&Monitor.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/Communication.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/Communication.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/ConvTtlBlo_TOP.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/ConvTtlBlo_TOP.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/FPGAbank.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/FPGAbank.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/FPGAps.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/FPGAps.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/FrontPanelLeds.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/FrontPanelLeds.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/FrontTTL.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/FrontTTL.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/InputBlocking.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/InputBlocking.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/InputBlockingUnit.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/InputBlockingUnit.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/JTAG&Button.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/JTAG&Button.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/PowerSupplyBlocking.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/PowerSupplyBlocking.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/Schematics/VME64xConn.SchDoc
+++ b/pcb/conv-ttl-blo-v2-1/Schematics/VME64xConn.SchDoc
--- a/pcb/conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.Dat
+++ b/pcb/conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.Dat
--- a/pcb/conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.PrjPcb
+++ b/pcb/conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.PrjPcb
--- a/pcb/conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.PrjPcbStructure
+++ b/pcb/conv-ttl-blo-v2-1/conv-ttl-blo-v2-1.PrjPcbStructure
--- a/pcb/conv-ttl-rtm-blo/History/RTMP.~(1).PrjPcb.Zip
+++ b/pcb/conv-ttl-rtm-blo/History/RTMP.~(1).PrjPcb.Zip
--- a/pcb/conv-ttl-rtm-blo/RTMP.PrjPcb
+++ b/pcb/conv-ttl-rtm-blo/RTMP.PrjPcb
--- a/pcb/conv-ttl-rtm/History/RTMM.~(1).PrjPcb.Zip
+++ b/pcb/conv-ttl-rtm/History/RTMM.~(1).PrjPcb.Zip
--- a/pcb/conv-ttl-rtm/History/RTMM_top.~(1).SchDoc.Zip
+++ b/pcb/conv-ttl-rtm/History/RTMM_top.~(1).SchDoc.Zip
--- a/pcb/conv-ttl-rtm/RTMM.PrjPcb
+++ b/pcb/conv-ttl-rtm/RTMM.PrjPcb
--- a/pcb/conv-ttl-rtm/RTMM_top.SchDoc
+++ b/pcb/conv-ttl-rtm/RTMM_top.SchDoc