Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Gateware
Commits
5c6c0ed7
Commit
5c6c0ed7
authored
Jan 07, 2014
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Change trigger position register to byte-address (was sample-address).
parent
ddf254ee
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
fmc_adc_100Ms_core.vhd
hdl/adc/rtl/fmc_adc_100Ms_core.vhd
+2
-2
No files found.
hdl/adc/rtl/fmc_adc_100Ms_core.vhd
View file @
5c6c0ed7
...
...
@@ -1460,7 +1460,7 @@ begin
end
process
p_ram_addr_cnt
;
------------------------------------------------------------------------------
-- Store trigger DDR address
-- Store trigger DDR address
(byte address)
------------------------------------------------------------------------------
p_trig_addr
:
process
(
wb_ddr_clk_i
,
sys_rst_n_i
)
begin
...
...
@@ -1468,7 +1468,7 @@ begin
trig_addr
<=
(
others
=>
'0'
);
elsif
rising_edge
(
wb_ddr_clk_i
)
then
if
wb_ddr_fifo_dout
(
64
)
=
'1'
and
wb_ddr_fifo_valid
=
'1'
then
trig_addr
<=
"0000
000"
&
std_logic_vector
(
ram_addr_cnt
)
;
trig_addr
<=
"0000
"
&
std_logic_vector
(
ram_addr_cnt
)
&
"000"
;
end
if
;
end
if
;
end
process
p_trig_addr
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment