Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Gateware
Commits
cdfebf25
Commit
cdfebf25
authored
Nov 30, 2012
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Update simulation files use with crossbar with sdb.
parent
87b4eb87
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
464 additions
and
400 deletions
+464
-400
Makefile
hdl/spec/sim/Makefile
+409
-345
cmd0.vec
hdl/spec/sim/cmd0.vec
+52
-52
spec.do
hdl/spec/sim/spec.do
+3
-3
No files found.
hdl/spec/sim/Makefile
View file @
cdfebf25
This diff is collapsed.
Click to expand it.
hdl/spec/sim/cmd0.vec
View file @
cdfebf25
...
...
@@ -176,151 +176,151 @@ wait %d2000
-- DMA
------------------------------
-- Carrier start address
wr FF0000000000
0
008 F 00000000
wr FF0000000000
1
008 F 00000000
-- Host start address (lsb)
wr FF0000000000
0
00C F 40000000
wr FF0000000000
1
00C F 40000000
-- Host start address (msb)
wr FF0000000000
0
010 F 00000000
wr FF0000000000
1
010 F 00000000
-- DMA length
wr FF0000000000
0
014 F 00001000
wr FF0000000000
1
014 F 00001000
-- Next item address (lsb)
wr FF0000000000
0
018 F 20000000
wr FF0000000000
1
018 F 20000000
-- Next item address (msb)
wr FF0000000000
0
01C F 00000000
wr FF0000000000
1
01C F 00000000
-- DMA attributes (from carrier to host, last item)
wr FF0000000000
0
020 F 00000001
wr FF0000000000
1
020 F 00000001
-- Start DMA
--wr FF000000000
00
000 F 00000001
--wr FF000000000
1
000 F 00000001
wait %d100
-- onewire config
wr FF000000000
A00
04 F 007C0270
wr FF000000000
01A
04 F 007C0270
wait %d100
wr FF000000000
A00
00 F 0000000A
wr FF000000000
01A
00 F 0000000A
wait %d100
-- trigger config (sw trig enable)
--wr FF000000000
900
08 F 00000008
--wr FF000000000
019
08 F 00000008
-- trigger config (hw int trig enable)
--wr FF000000000
900
08 F 00000004
--wr FF000000000
019
08 F 00000004
-- trigger config (int trig)
wr FF000000000
900
08 F 02600004
wr FF000000000
019
08 F 02600004
-- decimation factor = 1
wr FF000000000
900
1C F 00000001
wr FF000000000
019
1C F 00000001
-- pre-trig samples
wr FF000000000
900
20 F 0000000A
wr FF000000000
019
20 F 0000000A
-- post-trig samples
wr FF000000000
900
24 F 00000100
wr FF000000000
019
24 F 00000100
-- number of shots
wr FF000000000
900
14 F 00000001
wr FF000000000
019
14 F 00000001
-- Channel 1 gain
wr FF000000000
900
34 F 00008000
wr FF000000000
019
34 F 00008000
-- Channel 1 offset
wr FF000000000
900
38 F 00000000
wr FF000000000
019
38 F 00000000
-- Channel 2 gain
wr FF000000000
900
44 F 00008000
wr FF000000000
019
44 F 00008000
-- Channel 2 offset
wr FF000000000
900
48 F 00000000
wr FF000000000
019
48 F 00000000
-- Channel 3 gain
wr FF000000000
900
54 F 00008000
wr FF000000000
019
54 F 00008000
-- Channel 3 offset
wr FF000000000
900
58 F 00000000
wr FF000000000
019
58 F 00000000
-- Channel 4 gain
wr FF000000000
900
64 F 00008000
wr FF000000000
019
64 F 00008000
-- Channel 4 offset
wr FF000000000
900
68 F 00000000
wr FF000000000
019
68 F 00000000
-- Enable test data and sampling clock
--wr FF000000000
900
00 F 00000024
--wr FF000000000
019
00 F 00000024
-- Enable sampling clock
wr FF000000000
900
00 F 00000004
wr FF000000000
019
00 F 00000004
-- start acquisition
--wr FF000000000
900
00 F 00000025
wr FF000000000
900
00 F 00000005
--wr FF000000000
019
00 F 00000025
wr FF000000000
019
00 F 00000005
wait %d800
-- sw trigger
--wr FF000000000
900
10 F FFFFFFFF
--wr FF000000000
019
10 F FFFFFFFF
--wait %d800
-- sw trigger
--wr FF000000000
900
10 F FFFFFFFF
--wr FF000000000
019
10 F FFFFFFFF
--wait %d800
-- sw trigger
-wr FF000000000
900
10 F FFFFFFFF
-wr FF000000000
019
10 F FFFFFFFF
--wait %d800
-- sw trigger
--wr FF000000000
900
10 F FFFFFFFF
--wr FF000000000
019
10 F FFFFFFFF
--wait %d800
-- sw trigger
--wr FF000000000
900
10 F FFFFFFFF
--wr FF000000000
019
10 F FFFFFFFF
wait %d700
-- DMA
------------------------------
-- Carrier start address
wr FF0000000000
0
008 F 00000000
wr FF0000000000
1
008 F 00000000
-- Host start address (lsb)
wr FF0000000000
0
00C F 40000000
wr FF0000000000
1
00C F 40000000
-- Host start address (msb)
wr FF0000000000
0
010 F 00000000
wr FF0000000000
1
010 F 00000000
-- DMA length
wr FF0000000000
0
014 F 00001000
wr FF0000000000
1
014 F 00001000
-- Next item address (lsb)
wr FF0000000000
0
018 F 00000000
wr FF0000000000
1
018 F 00000000
-- Next item address (msb)
wr FF0000000000
0
01C F 00000000
wr FF0000000000
1
01C F 00000000
-- DMA attributes (from carrier to host, last item)
wr FF0000000000
0
020 F 00000000
wr FF0000000000
1
020 F 00000000
-- Start DMA
wr FF0000000000
0
000 F 00000001
wr FF0000000000
1
000 F 00000001
wait %d3000
---------------------------------------------
---------------------------------------------
-- start acquisition
wr FF000000000
900
00 F 00000001
wr FF000000000
019
00 F 00000001
wait %d500
-- sw trigger
wr FF000000000
900
10 F FFFFFFFF
wr FF000000000
019
10 F FFFFFFFF
wait %d400
-- DMA
------------------------------
-- Carrier start address
wr FF0000000000
0
008 F 00000000
wr FF0000000000
1
008 F 00000000
-- Host start address (lsb)
wr FF0000000000
0
00C F 40000000
wr FF0000000000
1
00C F 40000000
-- Host start address (msb)
wr FF0000000000
0
010 F 00000000
wr FF0000000000
1
010 F 00000000
-- DMA length
wr FF0000000000
0
014 F 00000200
wr FF0000000000
1
014 F 00000200
-- Next item address (lsb)
wr FF0000000000
0
018 F 20000000
wr FF0000000000
1
018 F 20000000
-- Next item address (msb)
wr FF0000000000
0
01C F 00000000
wr FF0000000000
1
01C F 00000000
-- DMA attributes (from carrier to host, last item)
wr FF0000000000
0
020 F 00000000
wr FF0000000000
1
020 F 00000000
-- Start DMA
wr FF0000000000
0
000 F 00000001
wr FF0000000000
1
000 F 00000001
wait %d1000
...
...
hdl/spec/sim/spec.do
View file @
cdfebf25
vsim -novopt -t 1ps tb_spec
log -r /*
##do wave_serdes.do
##
do wave_wb_buses.do
do wave_wb_buses.do
##do wave_datapath.do
##do wave_multishot.do
##do wave_onewire.do
##do wave_adc_core.do
##do wave_gnum.do
do wave_end_acq_irq.do
##
do wave_end_acq_irq.do
view wave
view transcript
run
3
0 us
run
5
0 us
##run 15000 ns
##run 25057 ns
##force -freeze sim:/tb_lambo/l2p_rdy 0 0 -cancel {80 ns}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment