-
Matthieu Cattin authored
Serdes pll feedback is now cancelling the clock path delay. See UG382 Spartan-6 FPGA Clocking Resources page 33.
77717e72
Name |
Last commit
|
Last update |
---|---|---|
documentation | ||
hdl | ||
.gitignore | ||
fmcadc_fw_testing.txt | ||
fmcadc_todo.txt |