-
Matthieu Cattin authored
Serdes pll feedback is now cancelling the clock path delay. See UG382 Spartan-6 FPGA Clocking Resources page 33.
77717e72
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
adc | ||
ip_cores | ||
spec | ||
LICENSE.txt |
Serdes pll feedback is now cancelling the clock path delay. See UG382 Spartan-6 FPGA Clocking Resources page 33.
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
adc | Loading commit data... | |
ip_cores | Loading commit data... | |
spec | Loading commit data... | |
LICENSE.txt | Loading commit data... |