-
Dimitris Lampridis authored
hdl: removed carrier one-wire master (now handled by WR PTP core), introduced SPI Flash interface for WR PTP core, migrated all carrier HDL to 62.5MHz clock (FMC-ADC and DMA datapath still on 125MHz)
cff7f492
Name |
Last commit
|
Last update |
---|---|---|
doc | ||
hdl | ||
.gitignore | ||
.gitmodules | ||
fmcadc_fw_testing.txt |