Sch/PCB: Added directory with PLL loop ADIsim project file, changed clk assignments at the PLL output, added extra notes, changed termination resistors

git-svn-id: http://svn.ohwr.org/fmc-delay-1ns-8cha@11 1bcb1fca-75bf-43fa-9ae8-4d3013b6ad5d