Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AIDA-2020 TLU - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AIDA-2020 TLU - Gateware
Repository
b319d0cc2b6f67d1afb407b93836768bb5a912f7
Switch branch/tag
fmc-mtlu-gw
AIDA_tlu
projects
TLU_v1e
firmware
hdl
top_enclustra_tlu_v1e.vhd
Find file
Blame
History
Permalink
* Adjusting timing between 40MHz clock and strobes in logic_clocks_rtl.vhd
· b319d0cc
David Cussans
authored
Apr 26, 2019
* Incrementing version number ( now v24 )
b319d0cc
top_enclustra_tlu_v1e.vhd
38.1 KB
Edit
Web IDE
Replace top_enclustra_tlu_v1e.vhd
×
Attach a file by drag & drop or
click to upload
Commit message
Replace top_enclustra_tlu_v1e.vhd
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.