Commit ae754268 authored by Paolo Baesso's avatar Paolo Baesso

Continue to write documentation about CONF and INI files for EUDAQ

parent 76cc77cc
......@@ -4,28 +4,28 @@
0
1
Main_TLU.tex
17
12
11
6
1
Main_TLU.tex
TeX
135278587 0 -1 4536 -1 4500 75 75 1448 573 0 1 193 560 -1 -1 0 0 43 -1 -1 43 1 0 4500 -1 0 -1 0
135278587 0 -1 3576 -1 3576 75 75 1448 573 0 1 41 289 -1 -1 0 0 43 -1 -1 43 1 0 3576 -1 0 -1 0
ch_EUDAQParameters.tex
TeX
269496315 0 -1 5258 -1 5353 300 300 2213 977 0 1 857 748 -1 -1 0 0 -1 -1 -1 -1 1 0 5353 -1 0 -1 0
269496315 0 -1 8312 -1 8704 300 300 1686 977 0 1 713 306 -1 -1 0 0 45 -1 -1 45 1 0 8704 -1 0 -1 0
ch_TLU_Preparation.tex
TeX
1060859 0 -1 2428 -1 2401 150 150 1523 648 0 1 137 408 -1 -1 0 0 43 -1 -1 43 1 0 2401 -1 0 -1 0
1060859 0 -1 2428 -1 2401 150 150 1523 648 0 1 137 340 -1 -1 0 0 43 -1 -1 43 1 0 2401 -1 0 -1 0
ch_TLU_Hardware.tex
TeX
1060859 0 -1 2604 -1 2778 200 200 1573 698 0 1 369 493 -1 -1 0 0 41 -1 -1 41 1 0 2778 -1 0 -1 0
1060859 0 -1 2604 -1 2778 200 200 1573 698 0 1 369 -119 -1 -1 0 0 41 -1 -1 41 1 0 2778 -1 0 -1 0
ch_TLU_Functions.tex
TeX
1060859 0 22 71 -1 3888 0 0 1398 472 0 1 233 561 -1 -1 0 0 39 -1 -1 39 1 0 3888 -1 0 -1 0
1060859 0 -1 1975 -1 3888 0 0 1386 472 0 1 233 595 -1 -1 0 0 39 -1 -1 39 1 0 3888 -1 0 -1 0
ch_TLU_IPBusRegs.tex
TeX
17838075 1 -1 14645 -1 14630 25 25 1423 497 0 1 249 169 -1 -1 0 0 45 -1 -1 45 1 0 14630 -1 0 -1 0
17838075 1 -1 14645 -1 14630 25 25 1411 497 0 1 249 153 -1 -1 0 0 45 -1 -1 45 1 0 14630 -1 0 -1 0
ch_TLU_Appendix.tex
TeX
1060859 4 -1 36 -1 37 175 175 1548 673 0 1 337 0 -1 -1 0 0 37 -1 -1 37 1 0 37 -1 0 -1 0
......@@ -41,28 +41,10 @@ TeX
ch_EventBuffer.tex
TeX
1060859 0 -1 545 -1 563 125 125 1498 623 0 1 41 204 -1 -1 0 0 44 -1 -1 44 1 0 563 -1 0 -1 0
O:\LatexFiles\Glossary\myGlossary.tex
TeX
1060859 0 -1 891 -1 892 50 50 1423 548 0 1 633 85 -1 -1 0 0 61 -1 -1 61 1 0 892 -1 0 0 0
EUDAQParameters.tex
TeX
269496315 0 -1 44 -1 45 275 275 2188 952 0 1 41 17 -1 -1 0 0 -1 -1 -1 -1 1 0 45 -1 0 -1 0
:\Dati\Latex files\CV\CVinglese.tex
TeX
269496315 0 -1 0 -1 0 25 25 1423 497 0 1 41 0 -1 -1 0 0 -1 -1 -1 -1 1 0 0 -1 0 -1 0
:\Dati\Latex files\CV\CVinglese.pdf
DATA
273744114 0 0 1 0 1 0 0 1398 472 1 0 73 0 -1 -1 0 0 -1 -1 -1 -1 1 0 1 0 0 0 0
:\Workspace\myFirmware\DUNE\Documentation\Main_pc053a.tex
TeX
269496315 1 -1 0 -1 3664 0 0 1373 498 0 1 41 697 -1 -1 0 0 43 -1 -1 43 1 0 3664 -1 0 -1 0
:\Workspace\myFirmware\DUNE\Documentation\ch_I2C.tex
TeX
1060859 0 31 17 -1 493 25 25 1398 523 0 1 161 136 -1 -1 0 0 28 -1 -1 28 1 0 493 -1 0 -1 0
*Main_TLU.tex
>
*O:/LatexFiles/Glossary/myGlossary.tex
*? O:/LatexFiles/Glossary/myGlossary.tex
*ch_TLU_Preparation
*ch_TLU_Hardware
*ch_TLU_clock
......
......@@ -122,7 +122,6 @@
\author{Paolo Baesso}
\title{AIDA Trigger logic unit (TLU)}
\date{\today}
%\date{23 February 2015}
\loadglsentries{O:/LatexFiles/Glossary/myGlossary.tex}
%\input{O:/LatexFiles/Glossary/myGlossary.tex}
%\makeglossaries
......
......@@ -26,7 +26,7 @@ Not all parameters are needed; if one of the parameters is not present in the fi
\item[intRefOn] \verb|[boolean, false]| If true, the \gls{dac}s installed on the \gls{tlu} will use their internal voltage reference rather than the one provide externally.
\item[VRefInt] \verb|[float, 2.5]| Value in volts for the internal reference voltage of the \gls{dac}s. The voltage is chosen by the chip manufacturer. This is only used if \verb|intRefOn= true|.
\item[VRefExt] \verb|[float, 1.3]| Value in volts for the external reference voltage of the \gls{dac}s. The voltage is determined by a circuit on the \gls{tlu} and the value of this parameter must reflect such voltage. This is only used if \verb|intRefOn= false|.
\item[CONFCLOCK] \verb|[bool, true]| If true, the clock chip Si5345 will be re-configured when the INIT button is pressed (see figure~fig.\ref{fig:EUDAQGui}). The chip is configured via \gls{i2c} interface using a specific text file (see next parameter). After a power cycle, the chip is not configured and must be reconfigured to operate the \gls{tlu} correctly.
\item[CONFCLOCK] \verb|[boolean, true]| If true, the clock chip Si5345 will be re-configured when the INIT button is pressed (see figure~fig.\ref{fig:EUDAQGui}). The chip is configured via \gls{i2c} interface using a specific text file (see next parameter). After a power cycle, the chip is not configured and must be reconfigured to operate the \gls{tlu} correctly.
\item[CLOCK\_CFG\_FILE] \verb|[string, "./../user/eudet/misc/fmctlu_clock_config.txt"]| Name of the text file used to store the configuration values of the Si5345. The file can be generate using the Clockbuilder Pro software provided by \href{https://www.silabs.com/products/development-tools/software/clock}{SiLabs}.
\end{description}
......@@ -34,9 +34,31 @@ Not all parameters are needed; if one of the parameters is not present in the fi
\begin{description}
\item[confid] \verb|[string, "0"]| Does not serve any purpose in the code but can be useful to identify configuration settings used in a specific run. EUDAQ will store this information in the run data.
\item[verbose] \verb|[int, 0]| Defines the level of output messages from the \gls{tlu}. 0 indicates minimum output.
\item[HDMI1\_set] \verb|[positive int, 0b0001]| Defines the direction of the pins for the \verb|HDMI1| connector. A 1 indicates that the pin pair is an output, a 0 that they are an input. The order of the pairs is as follow:\\
bit 0= CONT, bit 1= SPARE, bit 2= TRIG, trig 3= BUSY. Note that the direction of the CLOCK pair is defined in a separate parameter.
\item[HDMI2\_set] \verb|[positive int, 0b0001]| Define the direction of the pins for the \verb|HDMI2| connector.
\item[HDMI3\_set] \verb|[positive int, 0b0001]| Define the direction of the pins for the \verb|HDMI3| connector.
\item[HDMI4\_set] \verb|[positive int, 0b0001]| Define the direction of the pins for the \verb|HDMI4| connector. Yah
\item[HDMI1\_set] \verb|[unsigned int, 0b0001]| Defines the source of the signal on the pins for the \verb|HDMI1| connector. A 1 indicates that each pin pair is an driven by the \gls{tlu}, a 0 that they are left floating (with respect to the \gls{TLU}). This can be used to define the signal direction on each pin pair. The order of the pairs is as follow:\\
bit 0= CONT, bit 1= SPARE, bit 2= TRIG, trig 3= BUSY. Note that the direction of the DUTClk pair is defined in a separate parameter.\\
Example to configure the connector to work with an EUDET device:\\
- in this configuration the BUSY line is driven by the device under test, so it is an input for the \gls{tlu} and should not be driven by it (bit 3= 0)\\
- TRIGGER line is an output for the \gls{tlu} so is driven by the it (bit 2= 1)\\
- SPARE line is currently not used and can be configured in either direction. However, future use is likely to have it configured as driven by the \gls{tlu} (bit 1= 1)\\
- CONT is used by the \gls{tlu} to issue control commands and should be configured as an output (bit 0= 1).\\
Therefore the value of this parameter would be 0x7 (b1110).
\item[HDMI2\_set] \verb|[unsigned int, 0b0001]| Defines the direction of the pins for the \verb|HDMI2| connector.
\item[HDMI3\_set] \verb|[unsigned int, 0b0001]| Defines the direction of the pins for the \verb|HDMI3| connector.
\item[HDMI4\_set] \verb|[unsigned int, 0b0001]| Defines the direction of the pins for the \verb|HDMI4| connector.
\item[HDMI1\_clk] \verb|[unsigned int, 1]| Defines if the DUTClk pair on the \gls{hdmi} connector must be driven by the \gls{tlu} and, if so, what clock source to use. A 0 indicates that the pins are not driven by the \gls[tlu}. 1 indicates that pins will by driven with the clock produced from the on-board clock chip Si5345. 2 indicates that the driving clock is obtained from the \gls{fpga}.\\
Example to configure the connector to work with an EUDET device: in this scenario the clock is driven by the \gls{dut} so the parameter should be set to 0.
Example to configure the connector to work with an AIDA device: in this scenario the clock is driven by the \gls{tlu} so the parameter should be set to either 1 or 2 (by default 1).
\item[HDMI2\_clk] \verb|[unsigned int, 1]| Defines the driving signal on the corresponding \gsl{hdmi} connector.
\item[HDMI3\_clk] \verb|[unsigned int, 1]| Defines the driving signal on the corresponding \gsl{hdmi} connector.
\item[HDMI4\_clk] \verb|[unsigned int, 1]| Defines the driving signal on the corresponding \gsl{hdmi} connector.
\item[LEMOclk] \verb|[boolean, true]| Defines whether a driving clock is to be provided on the differential LEMO connector of the \gls{tlu}. By default (value= 1), the clock is driven from the clock chip. If the value is set to 0 no clock will be driven.
\item[in0_STR] \verb|[unsigned int, 0]| Defines the number of clock cycles used to stretch a pulse once a trigger is detected by the discriminator on input 0. This feature allows the user to modify the pulses that are then fed into the trigger logic within the \gls{tlu}.
A minimum lenght of 6.25~ns is provided if the value is 0. Any extra clock cycle extend the pulse by 6.25~ns (160~MHz clock).
\item[in0_DEL] \verb|[unsigned int, 0]| Defines the delay, 160~MHz clock cycles, to be assigned to the discriminated pulse from input 0. This can be used to compensate for differences in cable lengths for the signals used to create a trigger.
\item[in1_STR] \verb|[unsigned int, 0]| Same as \texttt{in1\_STR} but for input 1.
\item[in1_DEL] \verb|[unsigned int, 0]| Same as \texttt{in1\_DEL} but for input 1.
\item[in2_STR] \verb|[unsigned int, 0]| Same as \texttt{in1\_STR} but for input 2.
\item[in2_DEL] \verb|[unsigned int, 0]| Same as \texttt{in1\_DEL} but for input 1.
\item[in3_STR] \verb|[unsigned int, 0]| Same as \texttt{in1\_STR} but for input 3.
\item[in3_DEL] \verb|[unsigned int, 0]| Same as \texttt{in1\_DEL} but for input 1.
\end{description}
\ No newline at end of file
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment