Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AIDA-2020 TLU
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AIDA-2020 TLU
Commits
d8c9b2f2
Commit
d8c9b2f2
authored
May 11, 2015
by
David Cussans
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Checking in files for setting up simulation
parent
395b773e
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
292 additions
and
0 deletions
+292
-0
add_files.tcl
firmware/simulation/scripts/add_files.tcl
+94
-0
wave1.do
firmware/simulation/scripts/wave1.do
+198
-0
No files found.
firmware/simulation/scripts/add_files.tcl
0 → 100644
View file @
d8c9b2f2
set
xlib_vhdl
$::env
(
ISE_VHDL_MTI
)
set
xlib_vlog
$::env
(
ISE_VLOG_MTI
)
project new ./ fmc_tlu_sim
vmap unisim
$xlib
_vhdl/unisim
vmap unimacro
$xlib
_vhdl/unimacro
vmap secureip
$xlib
_vlog/secureip
vmap xilinxcorelib
$xlib
_vhdl/xilinxcorelib
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/example_designs/hdl/clock_div.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipcore_dir/tri_mode_eth_mac_v5_4.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipcore_dir/mac_fifo_axi4.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/transactor.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/stretcher.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/fmcTLU_pkg.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/fmcTLU_pkg_body.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/ipbus_addr_decode.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/external/opencores_i2c/i2c_master_registers.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/external/opencores_i2c/i2c_master_byte_ctrl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/external/opencores_i2c/i2c_master_bit_ctrl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/slaves/hdl/syncreg_w.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/slaves/hdl/syncreg_r.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/slaves/hdl/ipbus_reg_types.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/counterWithReset_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipcore_dir/tlu_event_fifo.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipcore_dir/internalTriggerGenerator.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipcore_dir/FIFO.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/registerCounter_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/ipbus_ver.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/IODELAYCal_FSM_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/dualSERDES_1to4_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/clocks_s6_extphy.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/arrivalTimeLUT_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/external/opencores_i2c/i2c_master_top.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/slaves/hdl/ipbus_syncreg_v.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/triggerLogic_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/triggerInputs_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/logic_clocks_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/IPBusInterface_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/i2c_master_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/eventFormatter_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/eventBuffer_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/DUTInterfaces_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/coincidenceLogic_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/stretchPulse_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/synchronizeRegisters_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/pulseClockDomainCrossing_rtl.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hdl/top_extphy_struct.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/test/clock_divider_s6.v
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/slaves/hdl/ipbus_syncreg_v.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/slaves/hdl/ipbus_ctrlreg_v.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/ethernet/sim/eth_mac_sim.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/ipbus/firmware/sim/hdl/clock_sim.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/simulation_src/fmc-tlu_v0-1_test-bench.vhd
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/simulation_src/pmtPulseGenerator_rtl.vhd
# Special file for linking to TimePix telescope:
project addfile
$::env
(
FW_WORKSPACE
)
/workspace/fmc-mtlu/firmware/hdl/common/TPx3_iface.vhd
project calculateorder
project close
quit
firmware/simulation/scripts/wave1.do
0 → 100644
View file @
d8c9b2f2
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment