Skip to content

H
Hdlmake
Commit 1dd1da5f authored by William Kamp's avatar William Kamp
Browse files
Options

Upgrade unfetched module from debug to warning.

parent 3ca3557f
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 2 deletions
hdlmake/dep_file.py
View file @ 1dd1da5f
......@@ -63,7 +63,7 @@ class DepRelation(object):
self.direction == DepRelation.USE):
return False
if rel_b.rel_type == DepRelation.MODULE and rel_b.obj_name.startswith("verilog_inst."):
# ignore relations where verilog instanciates vhdl or IP modules.
# ignore library in relations where verilog instanciates vhdl or IP modules.
self_obj_name = self.obj_name.split(".")[-1]
rel_b_obj_name = rel_b.obj_name.split(".")[-1]
else:
......
hdlmake/module/core.py
View file @ 1dd1da5f
......@@ -70,7 +70,7 @@ class ModuleConfig(object):
else:
self.path = path
self.isfetched = False
logging.debug("Module %s (parent: %s) is NOT fetched.",
logging.warning("Module %s (parent: %s) is NOT fetched.",
url, self.parent.path)
else:
self.url, self.branch, self.revision = url, None, None
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment