Skip to content

H
Hdlmake
Commit 5c7c8e07 authored by Javier D. Garcia-Lasheras's avatar Javier D. Garcia-Lasheras
Browse files
Options

Handle hdl as a dictionay in Aldec Active-HDL

parent b18e9fbc
Hide whitespace changes
Inline Side-by-side
Showing with 5 additions and 5 deletions
hdlmake/tools/active_hdl.py
View file @ 5c7c8e07
...@@ -34,13 +34,13 @@ class ToolActiveHDL(ToolSim): ...@@ -34,13 +34,13 @@ class ToolActiveHDL(ToolSim):
TOOL_INFO = { TOOL_INFO = {
'name': 'Aldec Active-HDL', 'name': 'Aldec Active-HDL',
'id': 'aldec', 'id': 'active_hdl',
'windows_bin': 'vsimsa', 'windows_bin': 'vsimsa',
'linux_bin': None} 'linux_bin': None}
STANDARD_LIBS = ['ieee', 'std'] STANDARD_LIBS = ['ieee', 'std']
HDL_FILES = [VHDLFile, VerilogFile, SVFile] HDL_FILES = {VHDLFile: None, VerilogFile: None, SVFile: None}
CLEAN_TARGETS = {'clean': ["run.command", "library.cfg", "work"], CLEAN_TARGETS = {'clean': ["run.command", "library.cfg", "work"],
'mrproper': ["*.vcd", "*.asdb"]} 'mrproper': ["*.vcd", "*.asdb"]}
...@@ -48,7 +48,7 @@ class ToolActiveHDL(ToolSim): ...@@ -48,7 +48,7 @@ class ToolActiveHDL(ToolSim):
def __init__(self): def __init__(self):
super(ToolActiveHDL, self).__init__() super(ToolActiveHDL, self).__init__()
self._tool_info.update(ToolActiveHDL.TOOL_INFO) self._tool_info.update(ToolActiveHDL.TOOL_INFO)
self._hdl_files.extend(ToolActiveHDL.HDL_FILES) self._hdl_files.update(ToolActiveHDL.HDL_FILES)
self._standard_libs.extend(ToolActiveHDL.STANDARD_LIBS) self._standard_libs.extend(ToolActiveHDL.STANDARD_LIBS)
self._clean_targets.update(ToolActiveHDL.CLEAN_TARGETS) self._clean_targets.update(ToolActiveHDL.CLEAN_TARGETS)
......
tests/counter/sim/aldec/verilog/Manifest.py → tests/counter/sim/active_hdl/verilog/Manifest.py
View file @ 5c7c8e07
action = "simulation" action = "simulation"
sim_tool = "aldec" sim_tool = "active_hdl"
sim_top = "counter_tb" sim_top = "counter_tb"
sim_post_cmd = "vsimsa -do ../play_sim.do; avhdl wave.asdb" sim_post_cmd = "vsimsa -do ../play_sim.do; avhdl wave.asdb"
......
tests/counter/sim/aldec/vhdl/Manifest.py → tests/counter/sim/active_hdl/vhdl/Manifest.py
View file @ 5c7c8e07
action = "simulation" action = "simulation"
sim_tool = "aldec" sim_tool = "active_hdl"
sim_top = "counter_tb" sim_top = "counter_tb"
sim_post_cmd = "vsimsa -do ../play_sim.do; avhdl wave.asdb" sim_post_cmd = "vsimsa -do ../play_sim.do; avhdl wave.asdb"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment