Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
fbf98eec
Commit
fbf98eec
authored
Jun 07, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
srcfile: remove unused function.
parent
72cec82e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
10 deletions
+0
-10
srcfile.py
hdlmake/srcfile.py
+0
-10
No files found.
hdlmake/srcfile.py
View file @
fbf98eec
...
...
@@ -63,16 +63,6 @@ class VHDLFile(SourceFile):
from
hdlmake.vhdl_parser
import
VHDLParser
self
.
parser
=
VHDLParser
(
self
)
def
_check_encryption
(
self
):
"""Check if the VHDL is encrypted (in Xilinx toolchain)"""
file_aux
=
open
(
self
.
path
,
"rb"
)
text
=
file_aux
.
read
(
3
)
file_aux
.
close
()
if
text
==
b
'Xlx'
:
return
True
else
:
return
False
class
VerilogFile
(
SourceFile
):
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment