Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
U
urv-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
urv-core
Repository
e5f1afaff988f9f718a800278dcb89bc9766e223
Switch branch/tag
urv-core
rtl
urv_regfile.v
Find file
Blame
History
Permalink
Set r0 to 0 during reset (for flash FPGAs).
· e5f1afaf
Tristan Gingold
authored
Feb 11, 2020
e5f1afaf
urv_regfile.v
4.07 KB
Edit
Web IDE
Replace urv_regfile.v
×
Attach a file by drag & drop or
click to upload
Commit message
Replace urv_regfile.v
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
