Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME SBC A25 PCIe to VME bridge
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME SBC A25 PCIe to VME bridge
Commits
6ded333c
Commit
6ded333c
authored
Dec 19, 2023
by
Tristan Gingold
Committed by
Tristan Gingold
Dec 20, 2023
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
rx_module: remove useless sensitivity
parent
e07c65c3
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
rx_module.vhd
hdl/16z091-01_src/Source/rx_module.vhd
+2
-2
No files found.
hdl/16z091-01_src/Source/rx_module.vhd
View file @
6ded333c
...
...
@@ -160,7 +160,7 @@ begin
-- | process section
-- +----------------------------------------------------------------------------
-- registers to remembe the type and fmt for the last received TLP
process
(
rst
,
clk
)
process
(
clk
)
begin
if
rising_edge
(
clk
)
then
if
rst
=
'1'
then
...
...
@@ -171,7 +171,7 @@ begin
end
if
;
end
process
;
process
(
rst
,
clk
)
process
(
clk
)
begin
if
rising_edge
(
clk
)
then
if
rst
=
'1'
then
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment