Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
557e12cf
Commit
557e12cf
authored
Nov 13, 2017
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Remove oudated file.
parent
829ccb6f
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
43 deletions
+0
-43
README
README
+0
-43
No files found.
README
deleted
100644 → 0
View file @
829ccb6f
==================================================
vme64x-core project
--------------------------------------------------
Matthieu Cattin
01.06.2012
==================================================
1) Directory structure
|-- documentation
| |-- references
| |-- specifications
| `-- user_guides
|-- hdl
| |-- boards -> Board specific stuff
| | |-- svec -> Board's directory, put the .ucf here
| | | |-- ip_cores -> Board specific generated IP cores (e.g. FIFO, RAM, etc...)
| | | |-- rtl -> Board specific RTL HDL sources (top level, specific blocks, etc..)
| | | |-- sim -> Board level simulation (testbenches, simulation scripts, etc...)
| | | |-- syn -> Synthesis directory (ISE project, chipscope files)
| | | `-- wb_gen -> Wishbone generator source files
| | `-- vfc -> Board specific stuff
| | |-- ip_cores -> Board's directory, put the .ucf here
| | |-- rtl -> Board specific RTL HDL sources (top level, specific blocks, etc..)
| | |-- sim -> Board level simulation (testbenches, simulation scripts, etc...)
| | |-- syn -> Synthesis directory (ISE project, chipscope files)
| | `-- wb_gen -> Wishbone generator source files
| `-- vme64x-core -> Core's dircetory
| |-- ip_cores -> Core generated IP cores (e.g. FIFO, RAM, etc...)
| |-- rtl -> Core RTL HDL sources (core top level, core sub-blocks, packages, etc...)
| |-- sim -> Core simulation (testbenches, simulation scripts, etc...)
| `-- wb_gen -> Wishbone generator source files
`-- sw -> Software directory
`-- vfc -> Board specific software
`-- python -> Python programs
==================================================
Please send any questions or opinions to:
Developers: rok.stefanic@cosylab.com, ziga.kroflic@cosylab.com
OHWR list: vme64x-core@ohwr.org
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment