Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
dca5417b
Commit
dca5417b
authored
Sep 20, 2017
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
top_tb: add comments about possible tests.
parent
28acc296
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
0 deletions
+4
-0
top_tb.vhd
hdl/vme64x-core/sim/simple_tb/top_tb.vhd
+4
-0
No files found.
hdl/vme64x-core/sim/simple_tb/top_tb.vhd
View file @
dca5417b
...
...
@@ -1097,6 +1097,10 @@ begin
x"cc_dd_ee_ff"
,
x"87_65_43_21"
)
report
"incorrect BLT data 32 r/w"
severity
error
;
-- TODO
-- A24 tests
-- A24 with weird MSBs in address
end
case
;
wait
for
10
ns
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment