Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Repository
f1b7521da9f77d81437a29f6ac2c4af79a099229
Switch branch/tag
wr-cores
modules
timing
oserdes_4_to_1.vhd
Find file
Blame
History
Permalink
Add 10MHz output through ext_clk pin.
· 56003f97
li hongming
authored
Aug 30, 2018
56003f97
oserdes_4_to_1.vhd
7.5 KB
Edit
Web IDE
Replace oserdes_4_to_1.vhd
×
Attach a file by drag & drop or
click to upload
Commit message
Replace oserdes_4_to_1.vhd
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
