Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
96d9c8fa
Commit
96d9c8fa
authored
Mar 13, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
simulation models: IWishboneSlave: added random error generation
parent
c42caac4
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
0 deletions
+7
-0
if_wb_slave.svh
sim/if_wb_slave.svh
+7
-0
No files found.
sim/if_wb_slave.svh
View file @
96d9c8fa
...
...
@@ -58,9 +58,11 @@ interface IWishboneSlave
struct
{
wb_cycle_type_t
mode
;
int
gen_random_stalls
;
int
gen_random_errors
;
int
stall_min_duration
;
int
stall_max_duration
;
real
stall_prob
;
real
error_prob
;
}
settings
;
int
permanent_stall
=
0
;
...
...
@@ -199,6 +201,11 @@ interface IWishboneSlave
c_queue
.
push_back
(
current_cycle
)
;
end
if
(
cyc
&&
settings
.
gen_random_errors
&&
probability_hit
(
settings
.
error_prob
))
err
<=
1
;
else
err
<=
0
;
if
(
stb
&&
we
&&
!
stall
&&
cyc
)
begin
int
oc
,
lzc
,
tzc
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment