-
Maciej Lipinski authored
It seems that pll_aux_locked is in clk_sys clock domain. When synthesising cute for BTrain I had timing errors in the 10MHz generation process. This commit fixes the timing issues.
4e70a456
It seems that pll_aux_locked is in clk_sys clock domain. When synthesising cute for BTrain I had timing errors in the 10MHz generation process. This commit fixes the timing issues.
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
clbv2 | Loading commit data... | |
clbv3 | Loading commit data... | |
clbv4 | Loading commit data... | |
common | Loading commit data... | |
cute | Loading commit data... | |
fasec | Loading commit data... | |
spec | Loading commit data... | |
svec | Loading commit data... | |
vfchd | Loading commit data... | |
vxs | Loading commit data... | |
Manifest.py | Loading commit data... |